### **HD 61810**

High Performance Signal Processor (HSP)



### HITACHI DIGITAL SIGNAL PROCESSOR(HSP) HD61810 USER'S MANUAL




#### JAN. 1986 AD-ED091

When using this manual, the reader should keep the following in mind;

- 1. This manual may, wholly or partially, be subject to change without notice.
- All rights reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this manual without Hitachi's permission.
- 3. Hitachi will not be responsible for any damage to the user that may result from accidents or any other reasons during operation of his unit according to this manual.
- 4. This manual neither ensures the enforcement of any industrial properties or other rights, nor sanctions the enforcement right thereof.

Copyright © Hitachi, Ltd. 1985. All rights reserved.



#### CONTENTS

1.	GENE	RAL DESC	CRIPTIONS	1
	1.1	HSP KE	Y FEATURES	3
	1.2	APPLICA	ATIONS	6
				7
2.	ARCH		E	9
	2.1		NCTIONS	9 14
	2.2		AL RESOURCES	17
	2.3	MEMORY		
		2.3.1	Configuration	17
		2.3.2	Instruction ROM	18
		2.3.3	Data RAM	18
		2.3.4	Data ROM	21
		2.3.5	General Register (GR)	22
		2.3.6	Memory Addressing Mode	23
		2.3.7	Memory Data Format	24
		2.3.8	Precaution in Using ROM/RAM Memory	25
	2.4	REGIST	ERS	26
		2.4.1	Program Counter (PC)	26
		2.4.2	Stack Registers (STACKO and STACK1)	26
		2.4.3	Accumulators (ACCA and ACCB)	27
		2.4.4	Condition Code Register (CCR)	29
		2.4.5	Control Register (CTR)	30
		2.4.6	Status Register (STR)	31
		2.4.7	Repeat Counter (RC)	
		2.4.8	Address Pointers (RAM Pointer A/B, ROM Pointer)	
		2.4.9	Delay Register (DREG)	36
3.	1/0	INTERFA	ACE	39
	3.1	T /O TI	NTERFACE	41
	3.1	3.1.1		41
		3.1.2		
	3.2	-	RUPT	
	3.3		DIRECT MEMORY ACCESS)	
	2.2		/o	

4.	ARITHMETIC OPERATION	61
	4.1 DATA FORMAT	63
	4.2 FIXED POINT ARITHMETIC	65
	4.2.1 Fixed Point ALU	65
	4.2.2 Fixed Point Multiplication	67
	4.3 FLOATING POINT ARITHMETIC	71
	4.3.1 Floating Point ALU (FALU)	71
	4.4 DATA TRANSFORMATION	77 79
		7 9
5.	INSTRUCTION	85
	5.1 GENERAL DESCRIPTION	87
	5.2 INSTRUCTION SET	88
		234
		238
	5.3 PIPELINE CONTROL	243
6.	PROGRAMMING TECHNIQUE	247
	6.1 BIQUAD FILTER	249
	6.2 TRANSVERSAL FILTER	251
7.	HSP APPLICATION	253
8.	ELECTRICAL CHARACTERISTICS AND PACKAGE OUTLINE 2	265
	8.1 ABSOLUTE MAXIMUM RATING	267
	8.2 ELECTRICAL CHARACTERISTICS 2	267
	8.3 PACKAGE OUTLINE	273
лрр	DEMINITY	. 7.5
		275
1.	HSP REGISTER MODEL 2	77
2.	INSTRUCTION CODE	79
3.	INSTRUCTION SET	82
4.	ASSEMBLER SYNTAX 2.	84
5.	HSP INSTRUCTION SUMMARY	87
6.	MEMORY MAP	88
7.	HSP ORDERING SPECIFICATION	
8.	TEST PROGRAM	

# SECTION 1 GENERAL DESCRIPTIONS

#### GENERAL DESCRIPTIONS

#### 1.1 HSP KEY FEATURES

A High Performance Signal Processor (HSP) is a single chip processor with a stored program designed for a high speed digital signal processing. The HSP contains a high speed floating point arithmetic unit and performs an operation (addition/subtruction/multiplication) with an instruction in a single cycle of only 250 ns. Moreover, the HSP employs a CMOS process to realize a low power consumption.

- 3 μm CMOS technology
- Arithmetic

- Floating point arithmetic
- Pipeline control
- Horizontal microinstructions
- Large capacity memories
- 200 × 16-bit data RAM (2-port accessible)
- 128 × 16-bit data ROM
- 512 × 22-bit instruction ROM
- System bus compatible with 8/16-bit microcomputer
- DMA operation between the HSP and external memory
- Serial I/O interface for up to 16 bits
- Operation speed
- Input clock
- ; 16 MHz
- Internal clock
- : 4 MHz
- Instruction cycle; 250 ns
- MULT, ALU
- ; 250 ns

(throughput with pipeline control)

- A single power supply of +5V
- Low power dissipation of 250 mW typ.
- Two levels of subroutine and interrupt
- $\blacksquare$  Interrupt by three factors (end of three kinds of data I/0 transfer)
- Package; DIC-40/DIP-40/PLCC-52

#### ● What Is The Floating Point Arithmetic ?

The floating point arithmetic expresses a number with a mantissa and an exponent as follows;

 $n = a \cdot 2^b$  (a; mantissa, b; exponent)

The floating point arithmetic allows a wide range of numbers to be expressed with less bits, and realizes an easy programming without digit adjustment.

The HSP provides 16 bits for mantissa and 4 bits for exponent and can always work in the maximum precision (16 bits).

In the ALU and an accumulator, the mantissa is 16 bits and the exponent is 4 bits, while in multiplier and memory, the mantissa is 12 bits and the exponent is 4 bits. These data formats allow the HSP to have the precision given by the hatches in Fig. 1.1.1 in the floating point operation. As the exponent is 4 bits, it is fixed to -8 when the data amplitude is low. Therefore, the effective bit length varies in proportion to the data amplitude. When the data exceeds 2-8, the mantissa is normalized and the exponent varies; the effective bit length is fixed to 16 bits maximum.

As described above, the HSP realizes a 32-bit dynamic range with 16 bits of the mantissa and 4 bits of the exponent.




Fig. 1.1.1 HSP FLOATING POINT ARITHMETIC

#### • What Is The Pipeline Control ?

The HSP utilizes a pipeline control to realize a high-speed operation. This operation permits a full overlap of the instruction prefetch and execution as shown in Fig. 1.1.2. The results are saved for one instruction cycle and can be used in the next instruction cycle.

In the HSP, one instruction execution permits data read, arithmetic operation and data write, etc.




Fig. 1.1.2 PIPELINE CONTROL

The HSP realizes a high throughput with a highly pipelined internal operation and a horizontal microprogram. Fig. 1.1.3 shows how the instructions are executed.

Though the result of multiplication is used in the next instruction cycle, the program with pipeline control permits the simultaneous operations of the ALU and MULT in appearance, thereby the high-speed operation is possible.




Fig. 1.1.3 ONE INSTRUCTION CYCLE

#### 1.2 APPLICATIONS

The HSP (HD61810) is typically used for the following signal processing.

- · Digital filter
- FFT
- · Digital PLL
- · Windowing

- · Modulation/demodulation
- · Waveform generation
- · Correlation

Its applications are described as below.

1.	TELECOMMUNICATIONS	• High-speed modems
		<ul> <li>Data transfer (PB,MF,etc.)</li> </ul>
		• Echo canceller
		<ul> <li>Modulation/demodulation</li> </ul>
		• Adaptive equalizers
		· High-efficiency CODEC etc.
2.	SPEECH PROCESSING	· Speech synthesis
		• Speech analysis
		• Speech recognition
		• Voice mail
		• Filter bank etc.
3.	IMAGE PROCESSING	· Pattern recognition etc.
4.	HIGH-SPEED CONTROL	• Servo links etc.
4.	HIGH-SPEED CONTROL	• Servo links etc.

## SECTION 2 ARCHITECTURE

#### 2. ARCHITECTURE


#### 2.1 PIN FUNCTIONS

Fig. 2.1.1 and Fig. 2.1.2 show the HSP pin assignments.

	_					
$V_{SS}$		1		40		OSC
TEST		2		39		SYNC
Tx AK		3		38		RES
D15		4		37		NC .
D7		5		36		SO
D14		6		35		BIT IZO
D6		7		34		TxRQ
D13		8		33		SICK
D5		9		32		SOEN
D12		10		31		SOCK
D4		11		30		SIEN
D11	$\Box$	12		29	П	SI ·
D3		13		28		DEND
D10	$\Box$	14		27		F3
D2		15		26		F2
D9		16		25		F1
D1		17		24		F0
D8		18		23	Ь	cs
D0		19		22		$R \diagup \overline{W}$
$v_{t \boldsymbol{x}^*}$		20		21	5	IE
	L	/ .		Ų		
		(top	viev	J)		

(NOTE) Any line should not be connected to  $\ensuremath{^{<}NC^{>}}$  pins.

Fig. 2.1.1 DIC/DIP PACKAGE PIN ASSIGNMENT



(NOTE) Any-line should not be connected to <NC> pins.

Fig. 2.1.2 PLCC PACKAGE PIN ASSIGNMENT

#### • Pin Functions

(Each pin number corresponds to that of DIP package.)

Signal	Pin	I/0	Functions
Vcc Vss	20 1		Power Supply 5V 0V
OSC SYNC	40 39	I	Clocks The external clock used to operate the HSP. Clock rate; 16 MHz The internal clock of the HSP. Clock rate; 4 MHz
SICK	33	I	Serial I/O Serial input clock. The serial data is input
SIEN	30	I	synchronously with this clock.  Serial input enable. The serial input data is fetched into the serial input register with high level of SIEN. After the completion of a fetch, an interrupt
SI	29	Ι	can be generated in the HSP.  Serial data input. Enters the serial data into the  serial input register on the negative edge of SICK.
SOCK	31	I	Serial output clock. The serial data is output synchronously with this clock.
SOEN	32	I	Serial output enable. The serial output data is output from the serial output register with high level of SOEN.
SO	36	0	After the completion of output, an interrupt can be generated in the HSP on the negative edge of SOEN.  Serial data output. Three states. Outputs the serial data from the serial output register on the positive edge of SOCK. When SOEN is low, this pin goes to the high-impedance state.
TxAK	3	Ι	DMA Operation Transfer acknowledge DMA data transfer acknowledge
TxRQ	34	0	input signal.  Transfer request, open drain output.  Used mainly in the DMA operation mode. This signal requests the external device (DMAC) to transfer data. If TxRQ (DMA transfer request bit) in the control register (CTR) is set, this pin goes to the high level, which requests a DMA service. This signal is automatically cleared with an input of TxAK. Even in the DMA operation mode, internal data transfer among the input/output register (IR/OR), an accumulator and memory is controlled by software.  TxRQ can be used as just an output pin in the non-DMA operation mode, and the status of TxRQ is altered by software.
DEND	28	Ι	DMA operation end signal. When $\overline{\text{DEND}}$ is active low, a DMA operation is completed.

Signal	Pin	1/0	Functions
DO D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15	19 17 15 13 11 9 7 5 18 16 14 12 10 8 6 4	1/0	Data Bus  Three states, bidirectional I/O ports. The direction of data bus depends on Read/Write (R/W) control signal. When CS (Chip Select) is high, these pins are placed in the high-impedance state.  The contents of the CTR and the function control pins (FO to F3) select 8-bit or 16-bit transfer mode.
FO F1 F2 F3 CS R/W	24 25 26 27 23 22	I I I I	Parallel I/O Control  Function control. These signals select an internal register for the parallel data I/O. Connected to address buses of the microcomputer (6800/68000).  Chip select. The chip select signal enables the parallel I/O. When CS is active low, DO to D15, FO to F3, R/W and IE are valid.  Read/Write signal of the microcomputer. Data is read from the HSP with high level of this pin, and is written into the HSP with low level. Valid only when CS is active low.  Interface enable. Data transfer timing signal on data bus (DO to D15). The data on the data bus is transferred to the internal shift register with this signal. Valid only when CS is active low.
TEST RES	2 38	I I	Chip test pin (tied to GND).  Reset pin. The low level input of RES clears the program counter (PC). In the status register (STR), interrupt mask flag I <sub>M</sub> is set to disable an interrupt, and the I/O data transfer end flags (PF, SIF and SOF) are cleared. In the control register, DMA and TxRQ bits for DMA operation are cleared. When RES goes to high level, the program is executed from location 1. The instruction of location 0 is not executed.  (note) To reset, RES should remain low for more than 1 µs when OSC is applied.
BIT I/O	35	I/O	Open drain output, 1-bit bidirectional I/O pin. The status of BIT I/O depends on software. Set the internal flip-flop of BIT I/O to a one before data input.

#### The Handling of HSP Unused Pins

When the HSP operates in the stand-alone mode, pins for control and parallel I/O are not used. Moreover, there are some cases when the serial I/O functions and DMA function are not used.

Each unused pin should be handled as follows.

Table 2.1.1 THE HANDLING OF HSP UNUSED PINS

Functions	Pins	Pin No.	1/0	Handling of Pins
Serial Input	SI SIEN SICK	29 30 33	I I I	Tie to Vcc/GND. Tie to GND. Tie to Vcc.
Serial Output	SO SOEN SOCK	36 32 31	0 I I	Pull up/down by a resistor. Tie to GND. Tie to Vcc.
DMA Operation	T×RQ*  T×AK  DEND	34 3 28	0 I I	Pull down by a resistor. Tie to GND. Tie to Vcc.
Bus I/O	CS IE R/W F0^F3 D0^D7 D8^D15	23 21 22 24-27	I I I I/O I/O	Tie to Vcc. Tie to GND. Tie to Vcc. Tie to GND. Pull up/down by a resistor. Pull up/down by a resistor. (Note) Even in the byte transfer mode, D <sub>8</sub> \D <sub>15</sub> should be pulled
Others	BIT I/O* TEST SYNC	35 2 39	I/0 I 0	up/down by a resistor.  Pull down by a resistor.  Tie to GND. (Not for user)  Open

<sup>(</sup>Note 1) \* means open drain output. Connect a pull-up resistor to output data.

<sup>(</sup>Note 2) The pins tied to Vcc/GND can be connected to resistor.




Fig. 2.2.1 HD61810 BLOCK DIAGRAM

#### 2.2 INTERNAL RESOURCES

The HSP contains large capacity memories; a data RAM of 200 word  $\times$  16 bits, a data ROM of 128 words  $\times$  16 bits and an instruction ROM of 512 words  $\times$  22 bits, and contains dedicated multiplier and ALU which permit high-speed, high-accuracy floating point operation. The instruction ROM stores a comprehensive instruction set, which allows a wide range of applications.

The block diagram of the HSP is shown in Fig. 2.2.1. Each of the blocks is described in the following table.

Input/Output Registers							
Input Register	IR	l6-bit register. Data is input to this register through the external data bus (D0-D15).					
Output Register	OR	16-bit register. Data is output from this register to the external data bus (D0-D15).					
Serial Input Register	SIR	l6-bit shift register for serial data input. After a serial data is transferred from the SIR to an accumulator (ACCA or ACCB), the SIR is cleared.					
Serial Output Register	SOR	l6-bit shift register for serial data output. If data has been transferred to the SOR through the internal data bus, the data is output to peripherals on a bit basis.					
		Control Registers					
Condition Code Register	CCR	The CCR contains three flag bits; Carry (C), Negative (N), and Zero (Z). They indicate the results of ALU operation.					
Status Register	STR	The STR flags are individually set or cleared depending on the status of the HSP. The contents of the STR can be transferred to an accumulator.					
Control Register	CTR	The CTR is used to select the desired operating modes for the HSP. The CTR contents are determined by either the HSP					
-		instructions or the MPU.					

r en	Inst	ruction Controllers
Instruction ROM	A WA	A 512 word by 22 bit ROM. The instruction ROM stores instructions for the HSP. 22-bit instruction is transferred to the instruction register in parallel in a single instruction cycle.
Program Counter	PC	The PC is a 9-bit address counter that is used to address the Instruction ROM. The PC generates the instruction ROM addresses through 511.
Stack Registers	STACKO STACKI	The stack registers are 9-bit registers that are used to save the PC contents. The contents of the PC is pushed onto these registers when a subroutine jump or an interrupt occurs.
Repeat Counter	RC	6-bit down counter. The RC is used for repeated execution of an instruction and for the control of loops.
Instruction Register	Inst. Reg.	22-bit buffer register. This register temporarily stores the instruction transferred from the instruction ROM.
	Intern	al Memory Controllers
Data RAM		A 200 word by 16 bit RAM.
Data ROM		A 128 word by 16 bit ROM.
RAM Pointer A RAM Pointer B	RA RB	These are 6-bit address pointers which are used to generate the data RAM address, combining with the contents of page address.
ROM Pointer	RO	This is a 6-bit address pointer which is used to generate the data ROM address, combining with the contents of page address.
X and Y page Address Pointers	X/Y- Page	These are 3-bit buffer registers for a page address. The effective address for the data RAM or the data ROM consists of this address and the contents of the RAM/ROM pointer.
General Registers	GR0-3	16-bit general purpose registers. The GRs can be used as working registers. Data is transferred to or from the GRs through the Y-Bus.

	Intern	nal Memory Controllers
Delay Register	DREG	l6-bit register. The DREG holds the data to be transferred through the Y-but for a single instruction cycle period.
	Aı	rithmetic Elements
Accumulator A Accumulator B	ACCA ACCB	20-bit accumulators. The accumulators store the output from the ALU. Either the ACCA or ACCB is selected in response to the instructions.
Arithmetic Logic Unit	ALU	The ALU performs arithmetic and logical operations. Either the fixed point operation or the floating point operation is selected depending on the instructions.
Multiplier	MULT	The MULT performs a multiply operation. Either the fixed point operation or the floating point operation is selected depending on the instructions.
Multiplier Input X-Register	X-Reg.	l6-bit register. The X-Reg. holds the data transferred from the X-bus or the internal data bus during a multiply operation.
Multiplier Input Y-Register	Y-Reg.	16-bit register. The Y-Reg. holds the data transferred from the Y-bus or the internal data bus during a multiply operation.
Multiplier Output Register	MOUT	This is a 20-bit buffer register which holds the output from the MULT for a single instruction cycle period. This register consists of a mantissa (16 bits) and an exponent (4 bits).

#### 2.3 MEMORY

#### 2.3.1 Configuration

or GR through this bus.

The HSP has the following three data memories as shown in Fig. 2.3.1.

o Data RAM : 200 W × 16b

o Data ROM (for coefficient) :  $128 \text{ W} \times 16\text{b}$ 

o General Registers : 4 W × 16b

The words data can be transferred from these memories to the multiplier (FMULT) and ALU (FALU) in parallel through two buses; X- and Y-Bus. A data bus is also provided and the data is written into the data RAM

Program memory is a  $512~\mathrm{W}\times22\mathrm{b}$  on-chip ROM and stores instructions.




Fig. 2.3.1 DATA MEMORY CONFIGURATION

#### 2.3.2 Instruction ROM

The instruction ROM consists of up to 512 words of 22-bit width. A 22-bit instruction is read out to the instruction register during each instruction cycle. The program starts from location \$0, but the execution of the program starts from location \$1. When jumping to location \$0 during instruction execution, the program starts from location \$0 and the instruction of location \$0 is also executed.

Location \$1FF (the last address) is a vector address for interrupt. Thus, store jump instruction here for jump to an interrupt service routine. Locations \$1E7 through \$1FE are reserved for LSI testing purposes, so they should not be used for the user's program.




Fig. 2.3.2 INSTRUCTION ROM MEMORY MAP

#### 2.3.3 Data RAM

Data RAM consists of up to 200 words of 16-bit width and is divided into four pages (page address; 0 through 3). Each page consists of 50 words.

The data in the data RAM can be accessed through two ports. Two data of the different pages (X-page and Y-page) can be read in parallel if the pointer addressing mode is employed.

In the pointer addressing mode, 6 bits of the RAM pointer and 3-bit page address (X-/Y-page address) in the instruction code can be used as the data memory address. When accessing two data, the pointer addresses should be identical. (RAM pointer A and RAM pointer B cannot be used at the same time.) Fig. 2.3.4 illustrates data RAM memory access in the pointer addressing mode.

The page address specified in the X-page part of an instruction code is the X-Bus and that specified in the Y-page part to the Y-Bus a write operation is performed through the data bus to the data RAM address consisted of RAM pointer address and Y-page address. The contents of an accumulator or the DREG are written to the data RAM.




Fig. 2.3.3 DATA RAM MEMORY MAP

In the direct addressing mode, both the pointer address and the page address are contained in the instruction code. In this case, the data is output to Y-Bus.

See Section 2.4.8 for details of address pointers.




Fig. 2.3.4 MEMORY ACCESS OF DATA RAM (POINTER ADDRESSING MODE)

#### 2.3.4 Data ROM

Data ROM consists of up to 128 words of 16-bit width and is divided into four pages (page address; 4 through 7). Each page consists of 32 words. If the pointer addressing mode is employed, 6 bits of the ROM pointer and 3-bit page address (X-/Y-page address) in the instruction code are used to make an effective address.

The data RAM has two ports for output, while the data ROM has only one port. However, as shown in Fig. 2.3.6, one data can be output to both X-Bus and Y-Bus. Thus, two-data output from the data ROM does not allow the difference between the X- and Y-page addresses.

In the direct addressing mode, both the pointer address and the page address are contained in the instruction code. In this case, the data is output to Y-Bus.

When reading the data ROM and the data RAM at the same time, two data can be read from the different pointer addresses, because each data memory has its own pointer address.




Fig. 2.3.5 DATA ROM MEMORY MAP




Fig. 2.3.6 MEMORY ACCESS OF DATA ROM (POINTER ADDRESSING MODE)

#### 2.3.5 General Register (GR)

The HSP has four 16-bit general registers (GRO to 3) which are used as working registers.

If the pointer addressing mode is employed, the GR and data  ${\rm ROM/RAM}$  can be accessed at the same time.

The address of the GR is specified in the Y-page address part in the instruction code. The data in the GR is input/output through the Y-Bus.

-	16 bits	_
	GR0	
	GR1	
	GR2	
	GR3	ı

Fig. 2.3.7 GENERAL REGISTERS

#### 2.3.6 Memory Addressing Mode

There are two modes of data memory addressing; pointer addressing and direct addressing.

#### (1) Pointer addressing mode

Pointer addressing uses the page address (0 through 7 page) and the pointer address as the data memory address. Page address is contained in the instruction code, and the pointer address is determined by each address pointer (RA/RB/RO).

In this mode, the X-Bus output and Y-Bus output are as follows: o The data RAM and data ROM are accessed.




o The data RAM/ROM and GR are accessed.



The pointer addressing mode is available for accessing two-word data during the product sum operation, reading data from sequential addresses, etc.


#### (2) Direct addressing mode

In direct addressing, nine bits of the instruction code specify data RAM/ROM address (page address and pointer address). The direct addressing mode is available for multiplying one-word data in the data ROM/RAM by data in an accumulator, or reading data from discrete addresses.



Pointer part is specified by ROM/RAM pointer indirectly.

#### (a) Pointer addressing mode



Memory address is specified directly.

#### (b) Direct addressing mode

Fig. 2.3.8 MEMORY ADDRESSING MODE

#### 2.3.7 Memory Data Format

Fig. 2.3.9 details data formats in the data ROM/RAM and GR.

Note that in floating point data form the twelve leftmost bits of the l6-bit mantissa are transferred from an accumulator to the data memory.




Fig. 2.3.9 DATA FORMAT

#### 2.3.8 Precaution in Using the Data ROM/RAM

- (1) The data RAM (and registers, if necessary) should be cleared by software after power on to prevent the oscillation of the digital filter, etc. The data RAM cannot be cleared at reset.
- (2) Location 31 (in page 7) of the data ROM is reserved by the HSP emulator system for program development. Special attention is needed not to use this location when using the emulator system.

#### 2.4 REGISTERS

#### 2.4.1 Program Counter (PC)

The PC is a 9-bit register which contains the address of the next instruction to be executed. The PC can generate the instruction ROM addresses in the range from 0 through 511.

The MPU can set the instruction ROM addresses 0 through 255 in the PC through the external data bus. In this case, however, the instruction execution starts from the next address to the specified one.

#### 2.4.2 Stack Registers (STACKO and STACKI)

The STACKO and the STACK1 are 9-bit registers. The contents of the PC are pushed onto the stack registers when a subroutine jump or an interrupt occurs.

The HSP provides two stack registers, allowing two nesting levels.




Fig. 2.4.1 ARRANGEMENT OF THE STACK REGISTERS

#### 2.4.3 Accumulators (ACCA and ACCB)

The HSP has two 20-bit accumulators (ACCA and ACCB). Either of the accumulators is selected by the accumulator select bit in the instruction code.

The accumulators store the output from the ALU. Fig. 2.4.2 and Fig. 2.4.3 show the input/output of the accumulators for the fixed point operation and the floating point operation respectively. When a floating point data is transferred from an accumulator to the data RAM or the GRs, the lower four bits of the mantissa is truncated.

Since a floating point data consists of 20 bits, it occupies two words of the data RAM or two GRs. A transfer of a floating point data between an accumulator and the data RAM (or the GRs) is performed in the following procedures.

- o To save the contents of an accumulator in the data RAM or the GRs,
- (1) transfer a mantissa (16 bits) of the floating point data from the accumulator to a data RAM (or GR) address 1 in the fixed point representation.
- (2) then transfer the same data into the next data RAM (or the next GR) address ② in the floating point representation.
- o To transfer the contents of the data RAM or the GRs to an accumulator,
- (1) Transfer the contents of the data RAM (or GR) address 1 to the accumulator.
- (2) Converts the contents of the accumulator to a floating point data using the contents of the data RAM (or GR) address ② as a scaling constant.




Fig. 2.4.2 INPUT/OUTPUT OF THE ACCUMULATORS FOR THE FIXED POINT ARITHMETIC OPERATION





Fig. 2.4.3 INPUT/OUTPUT OF THE ACCUMULATORS FOR THE FLOATING POINT ARITHMETIC OPERATION

#### 2.4.4 Condition Code Register (CCR)

The CCR contains three flag bits; Carry (C), Negative (N) and Zero (Z). They indicate results of the ALU operation.

The CCR is connected to the D13 to D15 bits of the internal data bus. which allows the transfer of data between the CCR and the accumulators in response to the instructions.



o All of the CCR bits are affected by the fixed point operation.

o Z and N are affected by the floating point operation.

For details of the C flag bit, see 5.2 'INSTRUCTION SET'.

Fig. 2.4.4 CCR SET/RESET CONDITION

## 2.4.5 Control Register (CTR)

The CTR can be used to determine the desired operating mode for the HSP. Dedicated instructions transfer data from the accumulator to the CTR. The MPU can also input data to the CTR through parallel I/O pins (DO - D15). During reset, the DMA bit and the TxRQ bit are cleared but the others are undefined.

The CTR is connected to the DO to D7 of the internal data bus.




Table 2.4.1 FUNCTIONS OF THE CTR

Bit	Name	Function	Descriptions	
0	DMA	Parallel I/O Data Transfer Mode Select bit	• Selection of the mode for data transfer through the parallel I/O ports.  1: DMA operation mode  0: Non-DMA operation mode	
			This bit must be cleared during a usual data transfer. Even in the DMA operation mode, the transfer of data through the parallel I/O ports must be accomplished by the HSP instructions.	
1	1 OVFP	Overflow Protection bit	• Protection against overflows.	
		Trotection bit	If an overflow occurs during an ALU operation, the result is fixed to the maximum value.	
	The second secon		<ul><li>l: Performing a protection against overflow.</li><li>0: Not performing a protection against overflow.</li></ul>	
4	TxRQ	DMA Operation Request bit	• Request for DMA operation.  This bit is set to request a DMA transfer in the DMA operation mode.  The TxAK input clears this bit and then it is set automatically. However, after the DEND input, this bit remains clear. In the non-DMA operation mode, the TxRQ can be used as a programmable output.	
5	BIT I/O	Bit I/O bit	• Input and output of the BIT I/O pin.	
			This bit controls the input/output of the BIT I/O pin. When using the BIT I/O pin as an output, the user must write data directly to this register. When using the bit as an input, he must write a 1 and then data in this register.	

Bit	Name	Function	Descriptions
7	W/B	Word/Byte bit	o Selection of the size of the data transfer- red through parallel I/O ports.  1: Word (16-bit) data is used.  0: Byte (8-bit) data is used.

<sup>\*</sup> Os must be written in the unused bits of the CTR, but 1s are read from these bits.

# 2.4.6 Status Register (STR)

The STR indicates the current  $\ensuremath{\mathsf{HSP}}$  information and controls the  $\ensuremath{\mathsf{HSP}}$  operation.

The contents of this register are transferred to the accumulator by the TFR instructions (TFRASTR,A and TFRASTR,B). After the transfer of data from the STR to the accumulator, the SOF, SIF and PF bits are cleared.

In addition, the contents of the accumulator can be transferred into the UF,  $I_{SO}$ ,  $I_{SI}$ ,  $I_P$  and  $I_M$  bits by the instructions (TFRAA, STR and TFRAB, STR).

The STR is connected to the low-order byte of the internal data bus (DO-D7). During reset, the  $\rm I_M$  bit is set, the PF, SIF and SOF are cleared and the other bits are undefined.




Table 2.4.2 FUNCTIONS OF THE STR

Bit	Name	Function	Descriptions
0	PF	Parallel I/O data transfer end flag	The PF bit is a read-only bit which is set by the CS input during data transfer through the DO-D15. If the data transfer is performed on a byte basis, the PF bit is set by the CS input during the transfer of the high-order byte. If interrupts are enabled, an interrupt occurs when this bit is set. The PF bit can be set even when interrupts are disabled. The data transfer from the STR to the accumulators clears the PF.
1	SIF	Serial input data transfer end flag	The SIF bit is a read-only bit which is set to indicate that a serial input has been completed. If interrupts are enabled, an interrupt occurs when this bit is set. This bit can be set even when interrupts are disabled. The data transfer from the STR to the accumulator clears the SIF.
2	SOF	Serial output data transfer end flag	The SOF is a read-only bit which is set to indicate that a serial output has been completed. If interrupts are enabled, an interrupt occurs when this bit is set. This bit can be set even when interrupts are disabled. The data transfer from the STR to the accumulator clears the SOF bit.

Table 2.4.2 FUNCTIONS OF THE STR (cont'd)

Bit	Name	Function	Descriptions
3	I <sub>M</sub>	Interrupt mask bit	When an interrupt occurs, the $I_M$ bit is automatically set to prevent additional interrupts. The $I_M$ bit is cleared by the RTI instruction. This bit is also set or cleared in response to the data transfer instructions of TFR $\Delta A$ ,STR and TFR $\Delta B$ ,STR.
4	IP	Parallel I/O interrupt mask bit	The Ip bit is set to disable interrupts occuring after the completion of a data transfer through the parallel I/O ports. The Ip bit is also set or cleared in response to the data transfer instructions of TFR $\triangle$ A,STR and TFR $\triangle$ B,STR.
5	<sup>I</sup> SI	Serial input interrupt mask bit	The Isi bit is set to disable interrupts occurring after the completion of serial input. This bit is set or cleared in response to the data transfer instructions of TFR $\triangle$ A,STR and TFR $\triangle$ B,STR.
6	I <sub>SO</sub>	Serial output interrupt mask bit	The $I_{SO}$ bit is set to disable interrupts occuring after the completion of serial output. This bit is set or cleared in response to the data transfer instructions of TFR $\triangle$ A,STR and TFR $\triangle$ B,STR.
7	UF	User's bit	The UF bit is an optional bit. This bit is set or cleared in response to the data transfer instructions of TFR $\triangle$ A,STR and TFR $\triangle$ B,STR.

#### 2.4.7 Repeat Counter (RC)

The RC can be used for the repeated execution of the same program step in response to the repeat instructions or for the execution of loops in response to the jump instructions. This counter reduces the number of the program steps for repeated product/sum operations, which leads data processing time to be reduced.

The RC consists of six bits connected to D10 through D15 of the internal data bus. The user can set a value of 0 to 63 in the RC.




Fig. 2.4.5 REPEAT COUNTER

The following programs contain the repeated operations using the RC.

Example (1) Repeated operation by the repeat instructions

Step 1 (RC)  $\leftarrow$  #n (n = the number of repetition)

Step 2 Repeat instruction (The RC may be decremented)

Step 3 Arithmetic instruction (RC)  $\leftarrow$  (RC-1)

The arithmetic instruction is repeated until the RC content becomes 0. Therefore, the number of the repetition of the arithmetic operation is n+1.

Repeat instruction ; FRPTA, FRPTB, RPTA, RPTB

Example (2) Repeated operation by the jump instructions

Step 1 (RC)  $\leftarrow \#n$ 

Step 2 Instruction 1

Step 3 Instruction 2

Step 4 If RC \(\dip 0\), jump to Step 2 decrementing the RC
content.

Step 5 .....

The execution of instructions 1 and 2 will be repeated until the RC becomes 0, and then the execution of Step 5 will start.

The RC may be autodecremented when any of the RAM/ROM pointers is incremented by the pointer addressing mode instructions. The RC can also be decremented by the decrement instructions.

For details, see the descriptions of the HSP instructions.

# 2.4.8 Address Pointers (RAM pointer A/B, ROM pointer)

The HSP provides three 6-bit address pointers: RAM pointer A, RAM pointer B and ROM pointer.

The contents of an address pointer (that is, pointer address) is combined with the contents of the page address part in the instruction code (either X page or Y page) to generate an effective address.

Fig. 2.4.6 shows the address pointers. Each of the address pointers is connected to the D10-D15 of the internal data bus.


Fig. 2.4.7 shows how to generate an effective address of the data RAM or the data ROM using the address pointers.

By using two page addresses (X page and Y page) and a pointer address, two data located in different pages of the data RAM can be read at the same time. A write operation is performed to the data RAM address which is generated by the contents of a RAM pointer and a Y page address.

Since two different data cannot be read from the data ROM at the same time, the same data are output onto the X-Bus and Y-Bus.


The HSP instructions select either the RAM pointer A or the RAM pointer B. The address pointers may be autodecremented after the instruction execution is completed.

Using two RAM pointers brings the efficient programmed complex number arithmetic such as FFT.



(Note) The highest bit of the ROM pointer must be 0.

Fig. 2.4.6 ADDRESS POINTERS



- o Either the RAM pointer or the ROM pointer is selected by page address.
- o Either the RAM pointer A or the RAM pointer B can be used.
- o If both of the effective addresses are generated with the contents of the ROM pointer, the contents of X-page must be the same as these of Y-page.

Fig. 2.4.7 GENERATION OF EFFECTIVE ADDRESS USING ADDRESS POINTERS

# 2.4.9 Delay Register (DREG)

The arithmetic operation for signal processing is performed using the delay function, such as the transveral filter shown in Fig. 2.4.9. This function delays a string of input data for a sampling period on every sampling. (The delay is represented by  $Z^{-1}$ ).

The HSP provides the DREG connected to the output of the data RAM as shown in Fig. 2.4.10.

The DREG provides a two-stage latch circuit. This register holds the data read from the data RAM for a single instruction cycle, and then the data is written into the next data RAM address after reading the data of the address.

By repeating this sequence, the DREG shifts data of the data RAM to the next address.

The data transfer from the DREG to the data RAM is controlled by the instruction code. The format of the data transfer is described as below.

#### · Fixed point data



# · Floating point data




Fig. 2.4.3 THE DATA TRANSFER FROM THE DREG TO THE DATA RAM The data transfer between the DREG and the GR can also be performed.




Fig. 2.4.9 TRANSVERSAL FILTER




Fig. 2.4.10 THE POSITION OF THE DREG




Fig. 2.4.11 THE DATA SHIFT IN THE DATA RAM USING THE DREG

# SECTION 3 I/O INTERFACE



#### I/O INTERFACE

#### 3.1 I/O INTERFACE

The HSP has parallel and serial I/O functions. The parallel I/O pins can be directly connected with the data buses of the 8-bit microcomputer HMCS6800.

#### 3.1.1 Parallel I/O Functions

The HSP provides bidirectional data buses (D0 through D15) for parallel I/0 function. The parallel data is transferred between the HSP and the external device through parallel I/0 ports (D0 through D15) as follows.

- (1) Word (16-bit) data transfer (D0-D15  $\leftrightarrow$  IR, OR)

  16-bit data transfer between the parallel I/O lines (D0 through D15)


  and the 16-bit input register (IR) or the 16-bit output register (OR).
- (2) Byte (8-bit) data transfer (D0-D7  $\leftrightarrow$  IR, OR)

8-bit data transfer between the parallel I/O lines (DO through D7) and the IR or OR. A word data in the IR/OR is divided into two bytes for transfer; the high-order byte (bit 8 through bit 15) and the low-order byte (bit 0 through bit 7).

First, data in the low-order byte is sent, and then the high-order byte is sent. Note that this is a reverse of the order in the microcomputer.

(3) CTR/PC data transfer (DO-D15 → CTR, PC)

The contents of the CTR/PC can be changed externally. In this case, a written data is transferred from the MPU through the parallel I/O pins DO - D15. This function can be used to restart the HSP program from the optional address (address 1-256) during instruction execution. The start address is (PC) + 1. In this case, the I/O ports (DO - D15) are directly connected to the internal data bus (DO - D15) without through the IR or OR. During a transfer operation, the HSP is placed in the halt state because the internal data bus is totally dedicated. The data is set in response to the negative edge of IE.



The selector determines the size of transferred data (word/byte)

Fig. 3.1.1 PARALLEL I/O DATA TRANSFER

Parallel I/O data transfer is controlled with the  $\overline{\text{CS}}$ , IE, R/ $\overline{\text{W}}$ , F0-F3. The function depends on the contents of function control pins F0-F3. The function control pins F0-F3 can be used only if the  $\overline{\text{CS}}$  is active.

Table 3.1.1 PARALLEL I/O FUNCTIONS

<u> </u>							
Chip Select	Function Control F3 F2 F1 F0			Operations	HSP Operations	Interrupt	
1	*	*	*	*	No I/O operation	Active	
0	0	0	0	0	No I/O operation	Active	
	0	0	1	0	Data transfer (CTR(W/B)=0)  ● low order byte Read : D0-7 ← OR0-7 Write: D0-7 → IR0-7	Active	No interrupt
	0	0	1	1	Data transfer  (1) Byte transfer mode	Active	Interrupt occurs
	0	1	0	0	CTR data transfer Write: DO-7 → CTRO-7	Halt	No interrupt
	1	0	0	0	PC data transfer Write: D0-7 → PC0-7  • The value of PC should be in the range of 0 through 255. (D10=1, D9=0, D8=0)  • The interrupt mask bit I <sub>M</sub> (CTR) is set. The contents of other registers may be changed. The contents of the data RAM remain unchanged.	Halt	No interrupt

(Note) Other contents of FO-F3 than the above are inhibited when the the  $\overline{\text{CS}}$  is 0. The start address is (PC) + 1 after the transfer of PC data.

When writing data into the CTR or PC, the F0 - F3 and  $\overline{\text{CS}}$  input aborts the internal clock and the current instruction execution is stopped; the HSP is placed in the halt state.

The  $\overline{\text{CS}}$  goes to high after the end of CTR/PC data transfer, which makes the HSP leave the halt state and resume the program execution. Special attention is needed not to place the HSP in the halt state for more than  $10~\mu \text{s}$  because of the HSP dynamic operation.




Fig. 3.1.2 HALT OPERATION DURING CTR/PC DATA TRANSFER

#### 3.1.2 Serial I/O Functions

Serial I/O mainly interfaces the HSP to A/D and D/A converters. The HSP permits up to 16-bit serial I/O. Table 3.1.2 gives a general description of serial I/O.

#### (1) Serial input

The HSP provides the SICK, SIEN and SI pins for serial inputs. Fig. 3.1.3 is a timing diagram of the serial input. SI is a serial data input pin and SICK is a serial input clock. Data is input to the serial input register (16 bits) from the Most Significant Bit (MSB). If the input data is less than 16 bits, it is shifted automatically with an internal counter so that the MSB of the data goes to the MSB of the SIR. In this case, the serial data shifts synchronously with SICK. Thus the shift operation needs at least 16 clocks of SICK. Usually, a continuous clock signals must be input to the SICK pin.

The rising of SIEN permits the serial input. Once SIEN is enabled, the serial data is completely input independently of the falling of SIEN.

No data transfer to an accumulator is allowed during the serial input. The SIR is cleared when data is transferred to the accumulator.




Fig. 3.1.3 SERIAL INPUT TIMING

#### (2) Serial output

The HSP provides the SOCK, SOEN and SO pins for serial output. The basic timing of the serial output is the same as the serial input timing. SO is a serial data output pin and SOCK is a clock pin for serial output.

Usually, a continuous clock must be input to SOCK. The rising of SOEN enables the serial output. The serial data starts to be output at the rising edge of SOCK. When sock goes to high, data stops to be output and SO goes to the high impedance state. Thus note that the transition to the high impedance state (Hi-Z) is not synchronized with a falling edge of the SOEN. The SOR is cleared after the completion of the serial data output.




Fig. 3.1.5 SERIAL OUTPUT TIMING (WHEN DATA IS LESS THAN 16 BITS)

Table 3.1.2 SERIAL INPUT/OUTPUT

	Serial Input	Serial Output
Block Diagram	Input Shift Reg SICK  SICK  Bit Counter Carry Control circuit Clock to Interrupt Block	Output Shift Reg SOCK (SOR) 16 bits to Interrupt Block  The SO pin goes to high impedance state after the falling edge of SOEN.
I/O Data Bit Numbers	MSB LSB 215 214 , 21,20 O	$ \begin{array}{c c} LSB & MSB \\ 2^{0} \cdot 2^{1} & 2^{14} \cdot 2^{15} \end{array} $ Output from the MSB.
Input/ Output Bit Count Control	<ul> <li>Even if more than 16 clocks are input while SIEN is active, only the first 16 bits are input and the following bits are disabled.</li> <li>If there are less than 16 SICK clocks while SIEN is active, the input data is shifted to the higher bits.</li> </ul>	<ul> <li>Even if more than 16 clocks are input while SOEN is active, the SO outputs 'O's for bits following the first 16 bits.</li> <li>If the output data are less than 16 bits, SOEN goes inactive when the specified bits are all output.</li> </ul>
Interrupt	The HSP counts 16 clocks after the rising edge of SIEN and enables an interrupt generation circuit when the 16-bit data is all input to the SIR.	The HSP enables an interrupt generation circuit in response to the negative edge of SOEN.
Shift Register Set/Reset	The shift register is cleared (all bits are '0's) after a transfer instruction (SIR → ACC) has been executed.	Data is set in the SOR with the TFR instruction (ACC $\rightarrow$ SOR).

#### 3.2 INTERRUPT

The HSP can generate an interrupt when data is transferred to the HSP to realize the efficient arithmetic operation and data I/O. Fig. 3.2.1 shows a schematic of the interrupt circuit.

#### (1) Interrupt level and factors

The interrupt level is one level. An interrupt is generated by the following three factors:

- (a) the end of parallel I/O data transfer to the IR or from the  $\overline{\text{OR}}$
- (b) the end of serial input data transfer to the SIR
- (c) the end of serial output data transfer from the  ${\tt SOR}$

These factors are identified by software.

Fig. 3.2.2 shows an interrupt timing for parallel I/O. As  $\overline{CS}$  input enables interrupt, special attention is needed in designing the peripheral circuit in order not to set  $\overline{CS}$  to logic low unnecessarily. Moreover, in the user's program, a write to the OR or a read of the IR in the HSP must be performed after the completion of external data transfer. For the interrupt timing of the serial I/O, see 'Serial I/O Function'.




Fig. 3.2.1 SCHEMATIC OF INTERRUPT CIRCUIT




Fig. 3.2.2 PALALLEL I/O INTERRUPT TIMING

#### (2) Mask

An interrupt is masked with  $I_{\text{M}},\ I_{\text{P}},\ I_{\text{SI}}\ \text{or}\ I_{\text{SO}}$  in the status register.

Table 3.2.1 THE FUNCTION OF INTERRUPT MASK BIT

I <sub>M</sub>	Mask bit for all interrupts. This bit is set to '1' automatically to mask all interrupts when an interrupt occurs. It is cleared to '0' by the RTI instruction and the HSP leaves the interrupt-masked state. $I_{\underline{M}}$ can be also set or cleared by the TFR instructions (accumulator $\rightarrow$ STR).
I <sub>P</sub>	Mask bit for the interrupt at the completion of parallel data transfer through the external data bus. The interrupt is masked when Ip is '1', and is not masked when it is '0'. This bit is set or cleared by the TFR instructions.
I <sub>SI</sub>	Mask bit for the interrupt at the completion of serial data input through the external data bus. The interrupt is masked when $I_{\rm SI}$ is '1', and is not masked when it is '0'. This bit is set and cleared by the TFR instructions.
I <sub>SO</sub>	Mask bit for the interrupt at the completion of serial data output through the external data bus. The interrupt is masked when $I_{SO}$ is 'l', and is not masked when it is '0'. This bit is set or cleared by the TFR instructions.

The PF, SIF and SOF bits in the status register can be set by an external input even under these interrupt-masked conditions.

#### (3) Stack

The program counter (PC) has two stacks. This allows a two-level nesting of interrupt and subroutine.

The contents of other registers are saved in the data RAM by software. In this case, note that the floating point data in an accumulator loses its four low-order bits when it is transferred to the data RAM.

#### (4) Wait for interrupt

An interrupt sequence is not executed during the execution of a repeat instruction or any instruction repeated by the repeat instruction, or after the execution of a jump instruction (only for jump operation) or return instructions (RTN, RTI). Therefore, the interrupt sequence is never executed with the jump instruction whose destination is the same address.

Repeat instructions : FRPTA, FRPTB, RPTA, RPTB

\_\_\_\_\_\_Jump instructions : JCS, JNS, JZS, JSR, JNE, JNZM, JMP\_\_\_\_\_

Return instructions : RTN, RTI

#### (5) Vectoring

When an interrupt occurs, \$1FF is set in the PC. This is the last address of the instruction ROM. Therefore, the jump instruction must be placed in this address to jump to the start address of the interrupt service routine. Fig. 3.2.3 gives an example of program sequence. If a program has no interrupt sequence, place the jump instruction in \$1FF to jump to the reset starting address (\$001) in the case of an interrupt error.

(6) Since the output data of the MULT and the data in the DREG are latched for only one instruction cycle, an interrupt during a pipeline-based product sum operation makes these data ineffective. Therefore, the program must mask interrupts during any DREG/MULT operation.

Example of Interrupt Service Routine ① : Saves the ACCA contents to the data NOPA A,3 32 INT RAM (address 32 of page 3). Saves the ACCB contents to the data NOPB A,3,33 RAM (address 33 of page 3). Determines the cause of an interrupt. TFR STR,A (PF is cleared.) EE,0,00 SRA : End of parallel I/O data transfer? JCS PFSRA EE.0.00 : End of serial input ? JCS SIF Serial output operation (Transfers data to the SOR.) JMP RETN Serial input operation SIF (Transfers data from the SIR) JMP RETN Parallel I/O operation. PF(Transfers data to the OR or from the IR.)

YX,EE,3,33: Returns the ACCB contents from the data RETN LDB Returns the ACCA contents from the data LDA YX, EE, 3, 32: RAM. Returns from interrupt. RTI (Clears I<sub>M</sub> bit) Interrupt vector address ORG \$1FF : Jumps to the interrupt service JMP INT

routine.

Fig. 3.2.3 EXAMPLE OF INTERRUPT SERVICE ROUTINE

The CCR contents become ineffective in this routine. The contents of the accumulator are saved in the data RAM in the fixed point representation. If necessary, the contents of the STR, CTR, RC, RO, RA and RB must be saved. However, the data of the DREG and the product (P) cannot be saved in the data RAM. Therefore, if using the DREG and P in the main routine, interrupts should be masked.

# o Example of Interrupt Service Routine 2

Saves the CCR contents in the data RAM INT TFR CCR.B (address 49 of page 0). A,0,49 NOPB : Dummy transfer (PF bit is cleared.) TFR STR.B TFR IR,B Data input A,0,0 Stores data in the data RAM NOPB (address 00 of page 0) Returns the CCR contents from the data YX,EE,0,49: LDB RAM. TFR B,CCR : Returns from interrupt. (IM bit is RTI cleared) Interrupt vector address \$1FF ORG

Fig. 3.2.4 EXAMPLE OF INTERRUPT SERVICE ROUTINE

Since the ACCB contents become ineffective in this routine, the main routine does not use the ACCB.

: Jumps to the interrupt service routine

Interrupts are caused only by parallel I/O data transfer. The contents of the DREG and the product (P) cannot be restored. Therefore, if using the DREG and the P in the main routine, interrupts should be masked.

#### 3.3 DMA (DIRECT MEMORY ACCESS)

JMP

INT

The HSP can perform DMA operation through the parallel I/O ports DO - D15. The DMAC (direct memory access controller) for an 8-bit microcomputer 6800 allows the direct transfer of data between the HSP and the memory.

#### o DMA Operation Mode

DMA operation mode can be activated by setting DMA bit in the CTR. In this mode, the data is directly transferred between the HSP and peripherals through the IR or OR and the data transfer between the IR/OR and the data RAM is performed by software.

CTR (DMA bit) = 1 ; DMA operation mode CTR (DMA bit) = 0 ; Non-DMA operation mode The HSP provides three pins for DMA operation; TxRQ, TxAK and DEND. Among some DMA operation modes employed by the DMAC6844, the HSP uses the HALT burst mode. In this mode, the HSP performs a byte data transfer using an 8-bit HD6844 as the DMAC.

#### o DMA Operation

DMA operation mode is activated by a set of the DMA bit in the CTR. Once the DMA bit is set, the HSP remains in the DMA operation mode until the reset by software or an input of DEND.

#### (1) Word transfer

A DMA word transfer is performed by setting W/B, DMA and TxRO bits in the CTR. When TxAK input is received, TxRQ bit is cleared and PF bit in the status register is set. This generates an interrupt on the completion of parallel I/O data transfer unless interrupts are masked. Data is input to the HSP through the IR and transferred to an accumulator and to the data RAM in the interrupt service routine.

At the completion of the data transfer from the IR to an accumulator, TxRQ bit is set to 'l' automatically, which requests a DMA service again. PF bit is set at the completion of the data output from the HSP and an interrupt service routine is started unless interrupts are masked. In this routine, the data is transferred from an accumulator to the OR. At the completion of the data transfer from the accumulator to the OR, TxRQ bit is set to '1' automatically, which requests a DMA service again. The DMA bit is cleared by an input of DEND after TxRQ bit is set, which is the end of the DMA operation.

While interrupts are masked, the program monitors the PF bit to detect the completion of data transfer between the IR/OR and the external memory.

#### (2) Byte transfer

A DMA byte transfer is performed by setting the W/B bit to '0' and the DMA and TxRQ bits to '1'. In this case, the data is divided into two parts; a lower half and an upper half, and data transfer are performed in that order. In the HSP, data is transferred between an accumulator and the IR/OR after the completion of 2-byte data transfer. The DMA byte data transfer employs the same transfer sequence as the word transfer does.




Fig. 3.3.1 DMA I/O TIMING (Word data transfer)




Fig. 3.3.2 DMA I/O TIMING (Byte data transfer)

Upper

Lower

Upper


Lower

 $D_0 \sim s$ 

F


Data (2)

Data




(Note) This flowchart provides minimum required operations. They can be altered depending on purpose. When an interrupt is masked, the HSP monitors the PF bit and latches data in response to setting of the PF bit.

Fig. 3.3.3 DMA OPERATION FLOWCHART (External memory → HSP)



(Note) This flowchart provides minimum required operations. They can be altered depending on purpose. When an interrupt is masked, the HSP monitors the PF bit and transfers the next data to the OR in response to the setting of the PF bit.

Fig. 3.3.4 DMA OPERATION FLOWCHART (HSP  $\rightarrow$  External memory)



\* Open drain

Fig. 3.3.5 DMA SYSTEM CONFIGURATION

#### 3.4 BIT I/O, TxRQ

1-bit data can be input and output using BIT I/O and TxRQ bit in the CTR.

The BIT I/O bit can be used as the I/O pin for 1-bit data as shown in Fig. 3.4.1.

#### (1) When used as an input pin

Write 'l' into the BIT I/O bit beforehand with the TFR instruction (Accumulator → CTR), and the output MOS transistor of BIT I/O is turned off to allow an external data to be entered. The input data is transferred to an accumulator through the data bus with the TFR instruction (CTR → Accumulator). Note that it is necessary to hold the input data during instruction execution.

# (2) When used as an output pin

As an output of the BIT I/O is open drain, a pull-up resistor must be connected externally. This output signal can control the HSP peripherals, and can also interrupt the MPU.




Fig. 3.4.1 FUNCTION OF BIT I/O

In the non-DMA operation mode, TxRQ can be used as a 1-bit output pin. Because of the open drain output, it also needs a pull-up resistor connected externally. However, TxRQ cannot be used as an input pin. When data is input with the TFR instruction (CTR → Accumulator), the value written in TxRQ bit is read out independently of the external state ('H' or 'L').

# SECTION 4 ARITHMETIC OPERATION

#### 4. ARITHMETIC OPERATION

The speech processing and the signal processing in telecommunications specially need high speed and high precision. The HSP provides a floating point arithmetic unit on a single chip to meet these needs.

#### 4.1 DATA FORMAT

Data formats in fixed point and floating point arithmetics are illustrated in Fig. 4.1.1.

#### (1) ALU

- (a) Fixed point data
  - (i) Binary representation : Represents the value of  $0 \sim 216-1$ .
  - (ii) Two's complement representation : The most significant bit corresponds to a sign bit.
- (b) Floating point data Floating point data consists of a mantissa part and an exponent part using two's complement representation. The most significant bit of each part corresponds to a sign bit. Decimal point is set between bit 15 (MSB) and bit 14 of a mantissa.

Mantissa : Represents the value of  $-1 \sim 1-2^{-15}$ . Exponent : Represents the value of  $-8 \sim +7 (integral number)$ .


#### (2) Multiplier

- (a) Fixed point data


  Fixed point multiplication is performed using two's complement representation. The most significant bit corresponds to a sign bit. Input data is 12 bits and output data is 16 bits.
- (b) Floating point data Floating point multiplication is performed using two's complement representation. A mantissa of input data is 12 bits and of output data is 16 bits. An exponent part of input/output data is 4 bits. Decimal point is set between bits 15 and 14.


Mantissa: Input data — Represents the value of -1  $^{\circ}$  1-2<sup>-11</sup>. Output data — Represents the value of -1  $^{\circ}$  1-2<sup>-15</sup>.

Exponent: Represents the value of -8  $^{\circ}$  +7 (integral number).



## (B) Multiplier





(b) Floating point data format

Fig. 4.1.1 DATA FORMAT

#### 4.2 FIXED POINT ARITHMETIC

#### 4.2.1 Fixed Point ALU

The HSP can perform ALU operations in either fixed point or floating point representation.

Fixed point data is always represented with 16 bits, and an exponent part used in floating point data representation is undefined. The HSP instructions select fixed/floating data representation. For details, see 'INSTRUCTION'. Fixed point ALU operation is performed in binary representation or two's complement representation.

## (1) ALU input/output data format

The ALU input/output data is represented with 16 bits. Fig. 4.2.1 and 4.2.2 illustrate I/O data format.

(An undefined exponent part is also shown.)

#### • ALU input




Fig. 4.2.1 ALU INPUT DATA FORMAT

# ALU output

A result of the ALU operation is output to an accumulator. When the result is stored into the RAM/GR, the data format is described in Fig. 4.2.2.





Fig. 4.2.2 ALU OUTPUT DATA FORMAT (RAM, GR)

## (2) Overflow

An overflow occurs when an operation yields a result beyond the range of representable value. In this case, the OVFP bit in the CTR enables an overflow protection. If the OVFP bit is set to one, an overflow is protected. If set to zero, an overflow protection is cleared.

An overflow protection fixes the positive value more than  $1-2^{-1}5$  to  $1-2^{-1}5$ , and the negative value less than -1 to -1. In this case, data is represented in two's complement.



- A dotted line shows a result from the ALU, and a solid line shows an input of the accumulator.
- o This figure shows filter outputs every sampling period with time (t) for horizontal axis.

Fig. 4.2.3 OVERFLOW PROTECTION

#### 4.2.2 Fixed Point Multiplication

The HSP provides an exclusive multiplier (MULT) for a high-speed multiplication.

# (1) Fixed point multiplication system

The MULT performs a multiplication in two's complement representation. The input data is 12 bits, and the output data is 16 bits, which produces a result including truncation error.




Fig. 4.2.4 MULTIPLIER RESOLUTION

Multiplication is performed according to quadratic Booth algorithm as shown in the following formula.

$$Z = X + Y = \sum_{i=0}^{5} (y_{2i+3} + y_{2i+4} - 2y_{2i+5}) \cdot X \cdot 2^{2i} = \sum_{i=0}^{5} P_i \cdot 2^{2i}$$

The partial sum  $P_i$  is obtained by the blocks in Fig. 4.2.5.




Fig. 4.2.5 PARTIAL SUM BLOCK DIAGRAM

The MULT operation is illustrated in Fig. 4.2.6.




Fig. 4.2.6 MULT BLOCK DIAGRAM




Fig. 4.2.7 ADDING OF PARTIAL PRODUCT IN MULT

Fig. 4.2.7 illustrates a sequence of adding of partial products. An truncation error is included in the result because the lower 6 bits are not added. As an output result is 16 bits, the LSB is neglected after the add operation. In this case, this result has a truncation error of max.  $\pm 2/2^{16}$ , compared with the case when counting fraction over 1/2 as one and disregarding the rest of the LSB.

If input data X is \$000 and Y is not \$000, the product may not be \$0000. If Y is also \$000, the product is \$0000.

(2) MULT input/output




Fig. 4.2.8 MULT INPUT/OUTPUT DATA FORMAT

#### (3) Multiplication

The MULT always operates and receives data from both the X-Bus and the Y-Bus (free-running multiplier). However, in the HSP, the only ALU operation instructions can specify the X- and Y-Bus data. Therefore, the multiplication should be performed with the ALU operation instructions.

A product (P) of multiplication is used in the next instruction cycle. If the product is represented in the fixed point, the next instruction should be executed in the fixed point representation. Therefore, when the present instruction is a fixed point one, the next instruction, if (P) is used in it, should also be a fixed point one. The same applies in the floating point instructions.

Table 4.2.1 THE MULT INPUTS BY ALU OPERATION INSTRUCTIONS

Instruction Format		MULT	Input	
Addressing Mode	Memory Output	X-Bus	Y-Bus	Note
Pointer addressing	XY(n, m)	ROM/RAM data (n page)	ROM/RAM data (m page)	n=m if X-Bus and Y-Bus data are read from data ROM.
mode	XG(n, l)	ROM/RAM data (n page)	GR (l)	÷
Direct addressing mode	<u>-</u>	ACC	ROM/RAM data (direct address)	

<sup>\*</sup> A product (P) is used in the next instruction. For details of ALU operations, see 'INSTRUCTION SET'.

#### (4) Overflow

The MULT performs a multiplication in two's complement representation. When -1 and -1 are multiplied together, the result is +1 and an overflow occurs. In this case, the result is fixed to the maximum positive value  $(1-2^{-15})$ .

#### 4.3 FLOATING POINT ARITHMETIC

## 4.3.1 Floating Point ALU (FALU)

The HSP provides a floating point ALU (FALU) to perform floating point operations. The FALU has two inputs (20 bits) which consists of a mantissa (16 bits) and an exponent (4 bits). A result is 20 bits and is delivered to an accumulator (ACC).

## (1) FALU input/output

#### FALU input

The data ROM/RAM and GR is 16-bit width, while the input to FALU should be 20-bit. Therefore, '0's are added for lower four bits for for an input to FALU. If a source register is an accumulator or the P register, 20-bit data is input to the FALU in the same bit length.




Fig. 4.3.1 FALU INPUT DATA FORMAT

#### FALU output

The contents of the FALU are transferred to the ACCA or ACCB. This 20-bit data of the accumulator can be transferred to the FALU in the same bit length. However, if the 20-bit data is transferred to the data RAM or GR (16 bits), lower 4 bits of a mantissa is truncated.




Fig. 4.3.2 ACCUMULATOR → DATA RAM/GR DATA TRANSFER FORMAT

## (2) FALU operation

The FALU provides functions of digit adjustment and normalization in addition to the fixed point ALU to perform a floating point arithmetic operation.

The following formula represents a floating point arithmetic operation.

input data 
$$A_1 = a_1 \cdot 2^{e_1}$$
, input data  $A_2 = a_2 \cdot 2^{e_2}$  
$$(a_1, a_2 : mantissa, e_1, e_2 : exponent)$$

In case of floating point add, data digit is adjusted with the exponent part as follows;

$$A_1 + A_2 = a_1 \cdot 2^{e_1} + a_2 \cdot 2^{e_2} = a_1 \cdot 2^{e_1} + a_2 \cdot 2^{e_2}$$
 (e<sub>1</sub> \ge e<sub>2</sub>)

In this case,  $a_2' = a_2 \cdot 2^{e_2 - e_1}$  and the value of  $a_2$  is shifted right (e<sub>1</sub>-e<sub>2</sub>). After that, the ALU performs an add operation with these data. The result is normalized, which means that a mantissa is fixed to the maximum value.

$$A_1 + A_2 = (a_1 + a_2) \cdot 2^{e_1} = a \cdot 2^e$$

Fig. 4.3.3 shows a sequence of a floating point ALU operation.




Fig. 4.3.3 FLOATING POINT ALU (FALU)

#### (3) Overflow, underflow

An overflow or underflow occurs when an operation yields a floating point result beyond the range of -8 to +7 of an exponent part.

#### (a) Overflow

The FALU must always perform an overflow protection during floating point arithmetic operation. (The OVFP bit of the control register must be set to '1' beforehand.) When an operation yields a result beyond the range of negative and positive maximum value representable with 20 bits, an overflow is protected by fixing the data to the maximum value. An overflow protection fixes a positive value to  $(1-2^{-15})\cdot 2^7$  and a negative value to  $(-1)\cdot 2^7$ .

#### (b) Underflow

An underflow occurs when an exponent data is less than -8 (e < -8). An underflow cannot permit normalization of data and fixes the exponent part to -8. Therefore, the full mantissa precision is not maintained.

Fig. 4.3.4 gives an example of an underflow in floating point subtraction.




Fig. 4.3.4 AN UNDERFLOW REPRESENTATION

If both exponent parts of data are fixed to -8, the FALU performs a fixed point arithmetic operation in appearance. (except when an exponent part of a result is not -7.)

Fig. 4.3.5 shows results when an underflow occurs.

15 14 1	-	Mantissa 8 7 6 5	4 3 2 1	Exponent 3 2 1 0
0. 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
II				
Sign	Mantissa bit 15	Mantissa bit 14	Exponent	FALU operation
+	0	1	-8 ∿ 7	Normalization
	0	0	-8	Underflow
_	. 1	0	-8 ∿ 7	Normalization
	1	1	-8	Underflow

<sup>\*</sup> In this figure, an overflow is not taken into consideration.

Fig. 4.3.5 RESULTS WHEN UNDERFLOW OCCURS

(4) The contents of the condition code register (CCR)
The contents of the CCR depends on a mantissa value of a result after digit adjustment.

#### (5) FALU arithmetic errors

(a) Error in digit adjustment

If exponents of FALU two inputs differ in value, a mantissa of smaller data is shifted right by digit adjustment circuit and its lower bits are truncated, which is caused by 16-bit arithmetic operation.

The repetition of this operation causes an accumulation of errors.




Fig. 4.3.6 AN EXAMPLE OF TRUNCATION AFTER DIGIT ADJUSTMENT

(b) An error in subtraction

Floating point subtraction can be performed as follows;

input data  $A_1 = a_1 \cdot 2^{e_1}$ , input data  $A_2 = a_2 \cdot 2^{e_2}$ 

 $(a_1,a_2: mantissa, e_1,e_2: exponent)$ 

$$A_1 - A_2 = a_1 \cdot 2^{e_1} - a_2 \cdot 2^{e_2} = \begin{cases} a_1 \cdot 2^{e_1} + a_2^{u} \cdot 2^{e_1} & (e_1 > e_2) \\ a_1^{u} \cdot 2^{e_2} + a_2^{u} \cdot 2^{e_2} & (e_1 \le e_2) \end{cases}$$

Each mantissa part is;

$$a_1' = a_1 \cdot 2^{e_1 - e_2}$$
 (Shift a right (e<sub>2</sub> - e<sub>1</sub>) bit position)  
 $a_1' = \overline{a_2} + 2^{-15}$  (Two's complement of  $a_2$ )

$$a_2'' = (\bar{a}_2 + 2^{-15}) \cdot 2^{e^2 - e^1}$$
 (Shift a right (e<sub>1</sub> - e<sub>2</sub>) bit position)

However, in case of  $e_1 > e_2$ ,

$$a_2'' = (\bar{a}_2) \cdot 2^{e_2 - e_1} (\bar{a}_2) \cdot 2^{e_2 - e_1}$$
 one's complement of  $a_2$ )

Errors occur caused by this approximate value and digit adjustment described in (a).

(c) Accumulated errors

Errors are accumulated as arithmetic operation is performed with digit adjustment and approximation of value repeatedly. If the FALU input data is not normalized, the data must be once saved in an accumulator to normalize them. In case of using the product (P) as FALU input data, the contents of product must be normalized in order to decrease errors.

Errors from subtraction are prevented by the execution of the NEG instruction and addition.

## 4.3.2 Floating Point Multiplier

## (1) Floating point multiplication system

The floating point multiplier (FMULT) consists of the MULT and an adder of exponent parts.




Fig. 4.3.7 BLOCK DIAGRAM OF THE FMULT

Input/output data format is as follows;

mantissa 12 bits  $\times$  12 bits  $\rightarrow$  16 bits exponent 4 bits  $\times$  4 bits  $\rightarrow$  4 bits

The floating point multiplication is performed in the same way with the fixed point multiplication.




Fig. 4.3.8 FMULT INPUT/OUTPUT DATA FORMAT

## (3) Overflow, underflow

The HSP protects an overflow/underflow on an exponent part and overflow on a mantissa part.

- (a) An overflow of an exponent part  $\text{An overflow occurs on an exponent part (e) when } e \geq +8$  resulting from adding two exponent parts in floating point multiplication.
  - If a mantissa of a result is not normalized and e = +8, the mantissa is shifted left 1 bit and the exponent part is fixed to +7.
    If the exponent is more than +8, the result is fixed to the maximum value representable. (The sign does not change.)
  - ② If a mantissa of a result is normalized, the mantissa is fixed to the maximum value representable and the exponent part is fixed to +7.
- (b) An underflow of an exponent part

  An underflow occurs when an exponent part of the result is
  less than -8 in floating point multiplication. An underflow
  protection fixes the exponent part to -8 and shifts a mantissa
  right (-8-n) bit position. This shift operation is executed
  in the FALU.
- (c) An overflow of a mantissa A result of multiplication of -1 and -1 is fixed to the maximum positive value  $(1-2^{-15})$  when only mantissa is effective.

# (4) FMULT arithmetic errors

The FMULT utilizes the fixed point multiplier (MULT) for arithmetic operation of a mantissa. The FMULT input data must be normalized in order to minimize errors. However, usual input data to the FMULT are automatically normalized before input.

#### 4.4 DATA TRANSFORMATION

The HSP inputs or outputs data in the fixed point representation, while it performs operations in the floating point representation for higher precision. When a fixed point data is input from an A/D convertor to the HSP, the data is transformed to the floating point data and the HSP performs an arithmetic operation with these data. A result of the arithmetic operation is transformed to the fixed point data before the output to a D/A convertor. Transformation between the fixed point representation and the floating point representation can be efficiently performed with a single instruction using a constant in the data memory (data ROM/RAM) as a transformation scaling constant.




Fig. 4.4.1 DATA TRANSFORMATION

#### fixed point data → floating point data (i)

The fixed point data (16 bits) of an accumulator is transformed to the floating point data (20 bits) using an exponent part of Y-Bus data specified by an instruction as a scaling constant. The FLTA or FLTB instruction performs this transformation.

Normalization with a scaling factor is represented in the following formula.

$$A_1 \times 2^{n_1} ( : A_1 \cdot 2^{n_1} = a \cdot 2^n)$$

A : fixed point input data

n : scaling constant

A1: a mantissa after transformation

n<sub>1</sub>: an exponent part after transformation

Floating point data (A  $\times$  2 $^{\rm n}$ ) is normalized, and the normalized data  $(A_1 \times 2^{n1})$  is stored in an accumulator.

Fig. 4.4.2 shows a sequence of transformation from the fixed point data to the floating point data. An example of data transformation is given in Fig. 4.4.3.





Fig. 4.4.2 DATA TRANSFORMATION (Fixed Point Data → Floating Point Data)



# (ii) floating point data → fixed point data

The floating point data (20 bits) of an accumulator is transformed to the fixed point data (16 bits) with an exponent part (4 bits) of Y-Bus data specified by an instruction as a scaling constant. The FIXA or FIXB instruction performs this transformation.

Normalization with a scaling factor is represented in the following formula.

$$\mathbf{B} \times 2^{\mathbf{m}} \rightarrow \mathbf{B}_1 \times 2^{\ell} \ ( : \mathbf{B}_1 = \mathbf{B} \cdot 2^{\mathbf{m} - \ell} )$$

B: a mantissa of floating point input data

m : an exponent part of floating point input data

%: a scaling constant (an exponent part of Y-Bus
 output data)

B1: fixed point data after transformation

Data B  $\times$  2<sup>m</sup> is normalized with a scaling factor 2<sup> $\ell$ </sup>. If  $\ell \geq m$ , a mantissa is shifted right ( $\ell$ -m) bit position to be a B<sub>1</sub>. If  $\ell < m$ , a mantissa is shifted left ( $\ell$ -m) bit position to be a B<sub>1</sub>. If an overflow occurs, mantissa B<sub>1</sub> is fixed to positive or negative maximum value.

A mantissa of Y-Bus data (12 bits) must be set to zero (\$000). After normalization,  $2\ell$  is neglected and only  $B_1$  is stored in the accumulator. When  $\ell$  is zero, the floating point data equals the fixed point transformed data.

Fig. 4.4.4 shows a sequence of transformation from the floating point data to the fixed point data. An example of data transformation is given in Fig. 4.4.5.




Fig. 4.4.4 DATA TRANSFORMATION (Floating Point Data → Fixed Point Data)





Fig. 4.4.5 AN EXAMPLE OF DATA TRANSFORMATION (Floating Point Data  $\rightarrow$  Fixed Point Data)

## (iii) Data shift using data transformation


The HSP has no instruction to shift data n bits in high speed. However, the shift operation can be performed freely with data transformation between floating point and fixed point.

16-bit fixed point data in the ACCA can be shifted n bits arithmetically by transforming it to the floating point data and then back into the fixed point data as shown in the following.



shift bit count: shift right of  $(\ell-n)$ 

Equivalent bit manipulation



Data can be shifted in the range of -15 to +15 bits.

Keep it in mind that an overflow can be protected in case of the left shift. A left shift of  $(n-\ell)$  bits is equivalent to the arithmetic  $A_2=A\times 2(n-\ell)$ , and if the result is out of the range of -1.0 to  $+1.0-2^{-15}$ , it is fixed to the maximum value.

# SECTION 5 INSTRUCTION

#### 5 INSTRUCTION

#### 5.1 GENERAL DESCRIPTION

The HSP provides 77 instructions. These instructions can execute the HSP arithmetics effectively in just 250ns cycle.

#### (1) Data format

The HSP provides fixed point instructions and floating point instructions. This allows the HSP to execute floating point arithmetics. The transformation between the fixed and floating data forms can be performed in a single step of transformation instructions. An overflow is automatically protected in ALU arithmetic operations.

## (2) Horizontal microprogram

The HSP provides an efficient and easily programmed ALU instruction set. The high throughput is the result of a horizontal microprogram. This instruction allows the execution of some operations in parallel in a single instruction cycle.

An ALU operation instruction permits the following operations:

- (a) ALU operation
- (b) MULT operation
- (c) Read of memory
- (d) Write to memory
- (e) Autoincrement of the address pointers
- (f) Autodecrement of the repeat counter

#### (3) Multiplication

As the HSP multiplier always operates, the HSP has no MULT instruction. Once two data are input to the MULT, the multiplication is executed. The input data are from the data ROM/RAM,GR, or an accumulator. In this case, the data may be input to the ALU at the same time depending on the instruction. The result of the multiplication can be used as the P contents (product) in the next instruction cycle.

When the ALU operates in the floating point form, the multiplication is also executed in the floating point form. In the same way, when the ALU operates in the fixed point form, the multiplication is executed in the fixed point form. Therefore, if the next instruction uses the product of the multiplication, the arithmetic should be performed in the same form (FIX/FLT) as shown in the following examples of program.

ex. (i) Correct description

FNOPA EE, XY(0,1), RA+; floating point multiplication FADA PA, EE, XY(0,1), RA; addition of product (floating point addition)

(ii) Incorrect description

FNOPA EE, XY(0,1), RA+; floating point multiplication ADA PA, EE, XY(0,1), RA; addition of product (fixed point addition)


## 5.2 INSTRUCTION SET

The HSP instruction set is divided into six classifications:

- (I) ALU operation instructions
- Immediate instructions (II)
- (III) Jump instructions
- (IV) Register data transfer instructions
- (V) Register increment/decrement instructions
- (VI) Return instructions

This section contains descriptions of individual instructions. Assembler syntax expression and description format are explained as follows.  $\triangle$  shows a space.

- Assembler source statements
  - I. ALU operation instructions



These instructions execute ALU arithmetic operations.

<label> Label field in assembler expression

<mnemonic> Operation field indicating ALU operation


<operand> Specifies ALU input, addressing/reading/writing of data
 memory, autoincrement of the RAM/ROM pointers, and auto decrement of the repeat counter. Operand expressions of
 each instruction are the same with one exception: a part of
 operand expressions depending on addressing mode. Common
 expression is described in <Operand (A) - (D) > at the end
 of this section.

<comment> Optional field for comment

ALU operation instructions <mnemonics>

There is a difference in operand expression between I and I'.

- I FADA, FADB, ADA, ADB, FSBA, FSBB, SBA, SBB, FLDA, FLDB, LDA, LDB, ANDA, ANDB, ORA, ORB, EORA, EORB
- I' FABSA, FABSB, ABSA, ABSB, FRPTA, FRPTB, RPTA, RPTB, FNEGA, FNEGB, NEGA, NEGB, INCA, INCB, DECA, DECB, SRA, SRB, SLA, SLB, FLTA, FLTB, FIXA, FIXB, FCLRA, FCLRB, CLRA, CLRB, FNOPA, FNOPB, NOPA, NOPB, FSGYA, FSGYB, SGYA, SGYB
- II. Immediate instructions



These instructions immediately set data to regisers.

<label> label field in assembler expression

<mnemonic> operation field indicating immediate instruction

<constant> value transferred to a register

<comment> optional field for comment

Immediate instructions <mnemonics>

LIA, LIB, LIRA, LIRB, LIRO, LIRC

#### III. Jump instructions

These instructions perform three kinds of jump operations: unconditional jump, conditional jump, and subroutine jump.

<label> label field in assembler expression

<mnemonic> operation field indicating jump


<constant> specifies jump address

<comment> optional field for comment

Jump instructions <mnemonics>

JCS, JNS, JZS, JSR, JNZ, JNZM, JMP

# IV. Register data transfer instructions



These instructions transfer data between registers.

<label> label field in assembler expression

<mnemonic> TFR

<registerl> specifies the source register

<register2> specifies the destination register

<comment> optional field for comment

Register data transfer instructions <mnemonics>

TFR

There are 38 transfer instructions ( $\bigcirc$  to  $\bigcirc$  ) resulting from combination of the source register and the destination register.

V. Register increment/decrement instructions

These instructions increment or decrement registers.

<1abe1> label field in assembler expression

<mnemonic> operation field indicating increment/decrement of registers

<comment> optional field for comment

Register increment/decrement instructions <mnemonics>

INCRA, INCRB, INCRO, DECRA, DECRB, DECRO, DECRC

\* INCA, INCB, DECA and DECB are not included in this category. See I' for these instructions.

VI. Return instructions

These instructions perform a return from interrupt or subroutine.

<1abe1> label field in assembler expression

<mnemonic> operation field indicating a return from interrupt or

subroutine

<comment> optional field for comment

Return instructions <mnemonics>

RTI, RTN

# Description format

Each instruction is described in the following format.

Assembler Syntax	①
Example	2
Operation	
	3
Instruction Code	4
CCR OVFP	(5)

(Note) In this format, shows a space and [ ] can be omitted.

An ALU operation instruction has two addressing modes: pointer addressing mode and direct addressing mode. Therefore, two descriptions are given for an instruction.

- assembler syntax:
   Assembly language syntax format
- (2) example:
  An example of full expression for an instruction.
- (3) operation:

  A description of operation. Common expression of operands is explained in < Operand (A) (D) > at the end of this section.
- (4) instruction code: Machine code of each instruction consisting of 22 bits. For details of instruction code, see APPENDIX 2 'INSTRUCTION CODE'.
- Shows the status of the CCR and the OVFP bit in the CTR. The contents of the CCR changes depending on instruction execution. The value of the OVFP bit is shown only when an instruction execution affects the OVFP bit. This bit must be set to 1 beforehand if necessary. If set to 0, the instruction may not be executed correctly.

Register data transfer instructions (TFR) are described in the following format.

Transfer No.

Expression	1
Operation	
	2
Instruction Code	3
CCR	4

- (1) expression: Assembler source statements of the TFR instructions with omitting label and comment fields.
- 2,3,4: See 3, 4 and 5 in the former page.

The page of each instruction is listed in APPENDIX 3, 'HSP INSTRUCTION SUMMARY'.

# FADA

# I. Pointer addressing mode

syntax	[ <label>] <math>\Delta FADA\Delta</math> <pre></pre></label>		
Example	$FADA \triangle \underline{YA}, \underline{A}, \underline{XY} (1, 3), \underline{RA}, \underline{RO} + \underbrace{(1)}_{2} \underline{@} \underline{@} \underline{@}$		
Operation	<ul> <li>ALU operation     Floating point add</li> <li>Operand ①     Operand ① indicates input data of the ALU.     The content of operand ① is shown in the following table.</li> </ul>		
	Operand ① ALU operation (floating point)		
	PA P(20 bits)+ACCA(20 bits)→ACCA(20 bits)		
	YA Y(16 bits)+ACCA(20 bits)→ACCA(20 bits)		
	PX P(20 bits)+X(16 bits) →ACCA(20 bits)		
	YX Y(16 bits)+X(16 bits) →ACCA(20 bits)		
	For details of operand ②^④, see 5.2.1 'Operand ♠'. In 'Operand♠', "ACC" means ACCA.		
	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  (X,Y) ACC/  ALU DREG  Write Selects memory output X·Y/X·G RAM/ROM pointer		
Instruction code	$(X,Y)  ACC/ \qquad X-Page  Y-Page \qquad Selects \\ \rightarrow ALU  DREG \qquad RA/RB \\ Write \qquad Selects  memory  Increments$		

# II. Direct addressing mode

Assembler syntax	[<1abel>] $\Delta$ FADA $\Delta$ <operand <math="">\textcircled{B}&gt;[<math>\Delta</math> <comment>]</comment></operand>
Example	FADA \( \triangle \triangle PA,  A,  0,  12 \\ \tau \) \( \tau \) \( \tau \)
Operation	<ul> <li>ALU operation     Floating point add</li> <li>Operand ①     Operand ① indicates input data of the ALU.     The content of operand ① is shown in the following table.</li> </ul>
	Operand (1) ALU operation (floating point)
	PA P(20 bits)+ACCA(20 bits) →ACCA(20 bits)
	YA Y(16 bits)+ACCA(20 bits)→ACCA(20 bits)
	PX P(20 bits)+X(16 bits) →ACCA(20 bits)
	YX Y(16 bits)+X(16 bits) →ACCA(20 bits)
1	X: X-Bus output Y: Y-Bus output  The contents of ACCA appear also on X-Bus. So the operations of PA and YA are the same as those of PX and YX respectively; however, there is a difference in the number of effective bits.  Operand 2\sigma 3  For details of operand 2\sigma 3, see 5.2.1 'Operand B'.  In 'Operand B', "ACC" means ACCA.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
CCR OVFP	CCR C: Set if a carry is generated in fixed point add operation of digit-adjusted two mantissas.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is 0 after instruction execution.
	OVFP OVFP bit of the CTR must be set to 1 beforehand.

# **FADB**

# I. Pointer addressing mode

syntax	[ <label>] <math>\triangle FADB \triangle &lt; operand (\widehat{A}) &gt; [\triangle &lt; comment&gt;]</math></label>		
Example	$FADB \triangle \xrightarrow{PA, D, XY (2,3)}, \xrightarrow{RA+} \xrightarrow{\textcircled{4}}$		
Operation			
	Operand (1)	ALU operation (floating point)	
	PA	P(20 bits)+ACCB(20 bits)→ACCB(20 bits)	
	YA	Y(16 bits)+ACCB(20 bits)→ACCB(20 bits)	
	PX	P(20 bits)+X(16 bits) →ACCB(20 bits)	
	YX	Y(16 bits)+X(16 bits) →ACCB(20 bits)	
	X: X-Bus ou  Operand ② ^  For details		
	X: X-Bus ou  Operand ② ^  For details	tput Y: Y-Bus output  (4) of operand (2) ○ (4), see 5.2.1 'Operand (A)'.	
Instruction code	X: X-Bus ou  Operand 2    For details of the control of the contro	### Y: Y-Bus output  4 of operand 2 ~ 4 , see 5.2.1 'Operand A '.  A ', "ACC" means ACCB.  6 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  10 1 1	
	X: X-Bus ou  Operand ②    For details of the control of the contro	tput Y: Y-Bus output  (4) of operand (2) \( \) 4, see 5.2.1 'Operand (A)'. (A)', "ACC" means ACCB.  (5 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  10 1 1 1	
code	X: X-Bus ou  Operand ②  For details of In 'Operand  21 20 19 18 17 10  O O O O O  CCR C: Set if a of digit N: Set if A	tput Y: Y-Bus output  4 of operand ② ~ 4, see 5.2.1 'Operand A'. A', "ACC" means ACCB.  6 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  10 1 1	

# II. Direct addressing mode

Assembler syntax	[ <label>] <math>\Delta FADB\Delta</math> <pre></pre></label>		
Example	FADB PA, D, 2, 49  (i) ② ③		
Operation	● ALU operation Floating point add		
	● Operand ① Operand ① indicates input data of the ALU. The content of operand ① is shown in the following table.		
	Operand ① ALU operation (floating point)		
	PA P(20 bits)+ACCB(20 bits)→ACCB(20 bits)		
	YA Y(16 bits)+ACCB(20 bits)→ACCB(20 bits)		
1	PX P(20 bits)+X(16 bits) →ACCB(20 bits)		
	YX Y(16 bits)+X(16 bits) →ACCB(20 bits)		
	The contents of ACCB appear also on X-Bus. So the operations of PA and YA are the same as those of PX and YX respectively; however, there is a difference in the number of effective bits.   • Operand $\textcircled{2} \wedge \textcircled{3}$ For details of operand $\textcircled{2} \wedge \textcircled{3}$ , see 5.2.1 'Operand $\textcircled{B}$ '. In 'Operand $\textcircled{B}$ ', "ACC" means ACCB.		
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 0 0 0 0 0 1 0 1 0 0 Page) (Pointer)  ALU DREG direct address  Write		
CCR	CCR C: Set if a carry is generated in fixed point operation of digit-adjusted two mantissas.  N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is 0 after instruction execution.		
	OVFP OVFP bit of the CTR must be set to 1 beforehand.		

# ADA

# I. Pointer addressing mode

Assembler syntax	[ <label>] \( \text{ADA} \times \text{operand (A)} &gt; [\text{\Delta} \text{ <comment>} ]</comment></label>	
Example	ADA $\triangle$ YA, EE, XG (0,2), RA ① ② ③ ④	
Operation	<ul> <li>ALU operation     Fixed point add</li> <li>Operand ①     Operand ① indicates input data of the ALU.     The content of operand ① is shown in the following table.</li> </ul>	
	Operand ① ALU operation (fixed point)	
	PA P(16 bits)+ACCA(16 bits)→ACCA(16 bits)	
	YA Y(16 bits)+ACCA(16 bits)→ACCA(16 bits)	
	PX P(16 bits)+X(16 bits) →ACCA(16 bits)	
	YX $Y(16 \text{ bits})+X(16 \text{ bits}) \rightarrow ACCA(16 \text{ bits})$	
	For details of Operand ② ~ ④ , see 5.2.1 'Operand 函 '. In 'Operand 函 ', "ACC" means ACCA.	
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 0 0 0 1 1 0 1	
CCR OVFP	CCR C: Set if a carry is generated after arithmetic operation.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is 0 after instruction execution.	
	OVFP Overflow protection is controlled by the status of OVFP bit. 0: no overflow protection 1: overflow protection Overflow protection does not affect the status of carry flag.	

# II. Direct addressing mode

Assembler syntax	[ $\langle label \rangle$ ] $\triangle ADA \triangle \langle operand \bigcirc B \rangle [\triangle \langle comment \rangle]$		
Example	$ADA \stackrel{\triangle}{\longrightarrow} \underbrace{YA}_{\textcircled{2}}, \underbrace{EE}_{\textcircled{2}}, \underbrace{4, 24}_{\textcircled{3}}$		
Operation	<ul> <li>ALU operation     Fixed point add</li> <li>Operand ①     Operand ① indicates input data of the ALU.     The content of operand ① is shown in the following table.</li> </ul>		
	Operand ① ALU operation (fixed point)		
	PA P(16 bits)+ACCA(16 bits)→ACCA(16 bits)		
	YA Y(16 bits)+ACCA(16 bits)→ACCA(16 bits)		
	PX P(16 bits)+X(16 bits) →ACCA(16 bits)		
	YX Y(16 bits)+X(16 bits) →ACCA(16 bits)		
	of PA and YA are the same as those of PX and YX respectively. • Operand $\textcircled{2} \wedge \textcircled{3}$ For details of operand $\textcircled{2} \wedge \textcircled{3}$ , see 5.2.1 'Operand $\textcircled{B}$ '. In 'Operand $\textcircled{B}$ ', "ACC" means ACCA.		
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0		
CCR	CCR C: Set if a carry is generated after arithmetic operation.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is 0 after instruction execution.		
OVFP	OVFP Overflow protection is controlled by the status of OVFP bit.		

# **ADB**

# I. Pointer addressing mode

Assembler syntax	[ <label>] △ADB△ <operand ♠="">[△ <comment>]</comment></operand></label>	
Example	ADB $\triangle$ YA, EE, XG (1, 3), RA $\textcircled{3}$	
Operation	<ul> <li>ALU operation     Fixed point add</li> <li>Operand ①     Operand ① indicates input data of the ALU.     The content of operand ① is shown in the following table.</li> </ul>	
	Operand ① ALU operation (fixed point)	
	PA P(16 bits)+ACCB(16 bits)→ACCB(16 bits)	
	YA Y(16 bits)+ACCB(16 bits)→ACCB(16 bits)	
	PX P(16 bits)+X(16 bits) →ACCB(16 bits)	
	YX Y(16 bits)+X(16 bits) →ACCB(16 bits)	
	● Operand ② ^ ④ For details of Operand ② ^ ④, see 5.2.1 'Operand △ '. In 'Operand △ ', "ACC" means ACCB.	
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 0 0 0 0 1 1 1 1 1 1	
CCR OVFP	CCR C: Set if a carry is generated after arithmetic operation.  N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is 0 after instruction execution.	
	OVFP Overflow protection is controlled by the status of OVFP bit.  0: no overflow protection 1: overflow protection Overflow protection does not affect the status of carry flag.	
·		

Assembler syntax	[ <label>] △ADB△</label>	<pre><operand (b)="">[△ <comment>]</comment></operand></pre>
Example	$ADB \triangle \underline{YA}, \underline{EE}, \underline{4}, \underline{1}$	
Operation	ALU operation     Fixed point a  Operand ① Operand ① inc The content of	add dicates input data of the ALU. of operand $oxed{1}$ is shown in the following table.
	Operand ①	ALU operation (fixed point)
	PA	P(16 bits)+ACCB(16 bits)→ACCB(16 bits)
	YA	Y(16 bits)+ACCB(16 bits)→ACCB(16 bits)
	PX	P(16 bits)+X(16 bits) →ACCB(16 bits)
	YX	Y(16 bits)+X(16 bits) →ACCB(16 bits)
	• Operand $2^{\circ}$ For details	are the same as those of PX and YX respectively. of operand $2 \sim 3$ , see 5.2.1 'operand $2 \sim 3$ ', "ACC" means ACCB.
Instruction code	21 20 19 18 17 16 1 0 0 0 0 0 0 0 (X, →A)	
CCR OVFP	N: Set if	a carry is generated after arithmetic operation. ACCB is negative after instruction execution. ACCB is 0 after instruction execution.
	0: no ove	protection is controlled by the status of OVFP bit. erflow protection l: overflow protection protection does not affect the status of carry flag.

# **FSBA**

	[ <label>] <math>\Delta</math>FSBA<math>\Delta</math> <operand (a)="">[<math>\Delta</math> <comment>]</comment></operand></label>	
Example	$FSBA \triangle \underbrace{PX, EE}_{\widehat{1}}, \underbrace{XY (3, 4), RA}_{\widehat{4}}, \underbrace{AA}_{\widehat{4}}$	
Operation	<ul> <li>ALU operation     Floating point subtract</li> <li>Operand ①     Operand ① indicates input data of the ALU.     The content of operand ① is shown in the following table.</li> </ul>	
	Operand ①	ALU operation (floating point)
İ	PA	P(20 bits)-ACCA(20 bits)→ACCA(20 bits)
	YA	Y(16 bits)-ACCA(20 bits)→ACCA(20 bits)
	PX	P(20 bits)-X(16 bits) →ACCA(20 bits)
	YX	Y(16 bits)-X(16 bits) →ACCA(20 bits)
	X: X-Bus out  • Operand $\bigcirc$ $\bigcirc$ $\bigcirc$ $\bigcirc$	
	X: X-Bus out  Operand (2) \( \big( 4) \)  For details of	put Y: Y-Bus output
Instruction code	X: X-Bus out  Operand (2) \( \big( 4) \)  For details of	of operand ② ~ 4 , see 5.2.1 'Operand A'.  ', "ACC" means ACCA.   ACC/ X-Page Y-Page RA/RB  BREG Write Selects memory output X·Y/X·G RAM/ROM
1	X: X-Bus out  Operand ② ^ 4  For details of In 'Operand (2)  21 20 19 18 17 16 15  O O O O O I  (X,Y)  →ALU  CCR C: Set if a	of operand ② ~ 4 , see 5.2.1 'Operand A'.  ', "ACC" means ACCA.   ACC/ X-Page Y-Page RA/RB Write Selects memory output X.Y/X.G RAM/ROM pointer  borrow is generated in fixed point subtract
code	X: X-Bus out  Operand ② \ 4  For details c In 'Operand (2  21 20 19 18 17 16 15  O O O O I  (X,Y)  →ALU  CCR C: Set if a operatio N: Set if A	of operand 2 ~ 4 , see 5.2.1 'Operand A'.  ', "ACC" means ACCA.   ACC/ X-Page Y-Page RA/RB Write Selects memory output X.Y/X.G RAM/ROM pointer

Assembler	[ <label>] △FSBA△ <operand (b)="">[△ <comment>]</comment></operand></label>	
syntax	[\label/] Araba \operand \oper	
Example	FSBA△ <u>YA</u> , <u>EE</u> , <u>2</u> , <u>39</u> ① ② ③	
Operation	<ul><li>ALU operation     Floating point subtract</li><li>Operand ①</li></ul>	
	Operand (1) indicates input data of the ALU.  The content of operand (1) is shown in the following table.	
	Operand ① ALU operation (floating point)	
	PA P(20 bits)-ACCA(20 bits)→ACCA(20 bits)	
	YA Y(16 bits)-ACCA(20 bits)→ACCA(20 bits)	
	PX P(20 bits)-X(16 bits) →ACCA(20 bits)	
	YX Y(16 bits)-X(16 bits) →ACCA(20 bits)	
	<ul> <li>X: X-Bus output Y: Y-Bus output</li> <li>The contents of ACCA appear also on X-Bus. So the operations of PA and YA are the same as those of PX and YX respectively; however, there is a difference in the number of effective bits.</li> <li>Operand 2 \( \cdot 3 \) For details of operand 2 \( \cdot 3 \), see 5.2.1 'Operand \( \beta \) '. In 'Operand \( \beta \) ', "ACC" means ACCA.</li> </ul>	
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	
CCR OVFP	CCR C: Set if a borrow is generated in fixed point subtract operation of digit-adjusted two mantissas.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is 0 after instruction execution.	
	OVFP OVFP bit of the CTR must be set to 1 beforehand.	

### **FSBB**

Assembler syntax	[ <label>] <math>\triangle FSBB\Delta</math> <operand (a)=""> [<math>\Delta</math> <comment>]</comment></operand></label>	
Example	$FSBB \triangle \xrightarrow{PX}, \xrightarrow{EE}, \xrightarrow{XY(3,0)}, \xrightarrow{RA} \xrightarrow{\textcircled{4}}$	
Operation	<ul> <li>ALU operation     Floating point subtract</li> <li>Operand ①     Operand ① indicates input data of the ALU.     The content of operand ① is shown in the following table.</li> </ul>	
	Operand ① ALU operation (floating point)	
	PA P(20 bits)-ACCB(20 bits)→ACCB(20 bits)	
	YA Y(16 bits)-ACCB(20 bits)→ACCB(20 bits)	
	PX P(20 bits)-X(16 bits) →ACCB(20 bits)	
	YX Y(16 bits)-X(16 bits) →ACCB(20 bits)	
	● Operand ② ~ ④  For details of operand ② ~ ④, see 5.2.1 'Operand ♠ '.  In 'Operand ♠ ', "ACC" means ACCB.	
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 0 0 1 0 1 1 1	
CCR OVFP	CCR C: Set if a borrow is generated in fixed point subtract operation of digit-adjusted two mantissas.  N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is 0 after instruction execution.  OVFP OVFP bit of the CTR must be set to 1 beforehand.	

Assembler syntax	[ <label>] ∆FSBB∆ <operand (b)="">[∆ <comment>]</comment></operand></label>	
Example	$FSBB \triangle \frac{YA}{①}, \frac{EE}{②}, \frac{6, 24}{③}$	
Operation	<ul> <li>ALU operation     Floating point subtract</li> <li>Operand ①     Operand ① indicates input data of the ALU.     The content of operand ① is shown in the following table.</li> </ul>	
	Operand ① ALU operation (floating point)  PA P(20 bits)-ACCB(20 bits)→ACCB(20 bits)  YA Y(16 bits)-ACCB(20 bits)→ACCB(20 bits)  PX P(20 bits)-X(16 bits) →ACCB(20 bits)  YX Y(16 bits)-X(16 bits) →ACCB(20 bits)  P: Product of previous instruction cycle X: X-Bus output Y: Y-Bus output  The contents of ACCA appear also on X-Bus. So the operations of PA and YA are the same as those of PX and YX respectively; however, there is a difference in the number of effective bits.  Operand ② ○ ③ For details of operand ② ○ ③, see 5.2.1 'Operand ®'.  In 'Operand ®', "ACC" means ACCB.	
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0	
CCR OVFP	CCR C: Set if a borrow is generated in fixed point subtract operation of digit-adjusted two mantissas.  N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is 0 after instruction execution.  OVFP OVFP bit of the CTR must be set to 1 beforehand.	
	OVFP OVFP bit of the CTR must be set to 1 beforehand.	

# **SBA**

Assembler syntax	[ <label>] <math>\triangle SBA\triangle</math> <operand (a)="">[<math>\triangle</math> <comment>]</comment></operand></label>
Example	SBA $\triangle$ $\underline{YA}$ , $\underline{EE}$ , $\underline{XY(0,4)}$ , $\underline{RA}$ , $\underline{RO}$ $ (1) (2) (3) (4) $
Operation	<ul> <li>ALU operation         Fixed point subtract</li> <li>Operand ①         Operand ① indicates input data of the ALU.         The content of operand ① is shown in the following table.</li> </ul>
	Operand ① ALU operation (fixed point)
	PA P(16 bits)-ACCA(16 bits)→ACCA(16 bits)
	YA Y(16 bits)-ACCA(16 bits)→ACCA(16 bits)
	PX P(16 bits)-X(16 bits) →ACCA(16 bits)
	YX Y(16 bits)-X(16 bits) →ACCA(16 bits)
	● Operand ② ∿ ⑷ For details of operand ② ∿ ④, see 5.2.1 'Operand ♠'. In 'Operand ♠', "ACC" means ACCA.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 0 0 1 1 0 1 Selects  (X,Y) ACC/  ALU DREG  Write Selects memory Increments output X·Y/X·G RAM/ROM pointer
CCR OVFP	CCR C: Set if a borrow is generated after arithmetic operation.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is 0 after instruction execution.
	OVFP Overflow protection is controlled by the status of OVFP bit.  0: no overflow protection 1: overflow protection Overflow protection does not affect the status of carry flag.

Assembler syntax	[ <label>] \( \Delta SBA \( \Delta \) operand \( \bar{B} \) &gt; [\( \Delta \) <comment>]</comment></label>	
Example	$SBA \triangleq \frac{YA}{①}, \frac{EE}{②}, \frac{3, 44}{③}$	
Operation	<ul> <li>ALU operation     Fixed point subtruct</li> <li>Operand ①     Operand ① indicates input data of the ALU.     The content of operand ① is shown in the following table.</li> </ul>	
	Operand ① ALU operation (fixed point)	
	PA P(16 bits)-ACCA(16 bits)-ACCA(16 bits)	
	YA Y(16 bits)-ACCA(16 bits)-ACCA(16 bits)	
	PX P(16 bits)-X(16 bits) →ACCA(16 bits)	
	YX Y(16 bits)-X(16 bits) →ACCA(16 bits)	
	of PA and YA are the same as those of PX and YX respectively. • Operand $2 \sim 3$ For details of operand $2 \sim 3$ , see 5.2.1 'Operand $3 \sim 3$ '. In 'Operand $3 \sim 3$ ', "ACC" means ACCA.	
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 0 0 1 1 0 0 0 0   Page   Pointer	
CCR OVFP	CCR C: Set if a borrow is generated after arithmetic operation.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is 0 after instruction execution.	
	OVFP Overflow protection is controlled by the status of OVFP bit.  0: no overflow protection 1: overflow protection Overflow protection does not affect the status of carry flag.	

# **SBB**

Assembler syntax	[ <label>] ∆SBB∆ <operand (a)="">[∆ <comment>]</comment></operand></label>
Example	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Operation	<ul> <li>ALU operation         Fixed point subtract</li> <li>Operand ①         Operand ① indicates input data of the ALU.         The content of operand ① is shown in the following table.</li> </ul>
	Operand ① ALU operation (fixed point)
	PA P(16 bits)-ACCB(16 bits)→ACCB(16 bits)
	YA Y(16 bits)-ACCB(16 bits)→ACCB(16 bits)
	PX P(16 bits)-X(16 bits) →ACCB(16 bits)
	YX Y(16 bits)-X(16 bits) →ACCB(16 bits)
	• Operand $\textcircled{2}  {}^{\checkmark} (4)$ For details of operand $\textcircled{2}  {}^{\checkmark} (4)$ , see 5.2.1 "Operand $\textcircled{A}$ '. In 'Operand $\textcircled{A}$ ', "ACC" means ACCB.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 0 0 1 1 1 1 1 1
CCR OVFP	CCR C: Set if a borrow is generated after arithmetic operation.  N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is 0 after instruction execution.
÷	OVFP Overflow protection is controlled by the status of OVFP bit. 0: no overflow protection 1: overflow protection Overflow protection does not affect the status of carry flag.

Assembler syntax	[ <label>] \( \Delta \text{SBB} \( \Delta \text{operand} \( \B \) &gt; [\( \Delta \text{ &lt; comment} \) ]</label>	
Example	SBB \( \text{YA}, \text{EE}, \frac{6, 22}{3} \)	
Operation	<ul> <li>ALU operation     Fixed point subtruct</li> <li>Operand ①     Operand ① indicates input data of the ALU.     The content of operand ① is shown in the following table.</li> </ul>	
	Operand ① ALU operation (fixed point)	
	PA P(16 bits)-ACCB(16 bits)→ACCB(16 bits)	
	YA Y(16 bits)-ACCB(16 bits)→ACCB(16 bits)	
	PX P(16 bits)-X(16 bits) →ACCB(16 bits)	
	YX Y(16 bits)-X(16 bits) →ACCB(16 bits)	
	X: X-Bus output Y: Y-Bus output The contents of ACCB appear also on X-Bus. So the operations of PA and YA are the same as those of PX and YX respectively. Operand ② ○ ③ For details of operand ② ○ ③ In 'Operand B', "ACC" means ACCB.	
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 0 0 1 1 1 1 0 0	
CCR OVFP	CCR C: Set if a borrow is generated after arithmetic operation.  N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is 0 after instruction execution.  OVFP Overflow protection is controlled by the status of OVFP bit.  O: no overflow protection 1: overflow protection  Overflow protection does not affect the status of carry flag.	

# FLDA

Assembler syntax	[ <label>] <math>\triangle FLDA\triangle &lt; operand (A) &gt; [\triangle &lt; comment&gt;]</math></label>	
Example	$FLDA \triangleq \underbrace{YA, EE, XY(4, 3), RB}_{\textcircled{2}}, \underbrace{3} \textcircled{3}$	
Operation	<ul> <li>ALU operation         Floating point load</li> <li>Operand ①         Operand ① indicates input data of the ALU.         The content of operand ① is shown in the following table.</li> </ul>	
	Operand ① ALU operation (floating point)	
	PA P(20 bits) → ACCA(20 bits)	
	YA Y(16 bits) → ACCA(20 bits)	
	PX The same as PA	
	YX The same as YA	
	The load data is normalized.  ● Operand ② ∿ ④  For details of operand ② ∿ ④, see 5.2.1 'Operand ⑥ '.  In 'Operand ⑥ ', "ACC" means ACCA.	
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 0 0 0 0 1	
CCR OVFP	CCR C: 0 N: Set if ACCA is negative after instruction execution. Z: Set if ACCA is 0 after instruction execution.	

Assembler syntax	[ <label>] <math>\Delta</math>FLDA<math>\Delta</math> <operand <math="">\textcircled{B}&gt;[<math>\Delta</math> <comment>]</comment></operand></label>	
Example	$FLDA \triangleq \frac{YA}{1}, \frac{EE}{2}, \frac{2, 49}{3}$	48 .
Operation	<ul> <li>ALU operation     Floating point load</li> <li>Operand ①     Operand ① indicates input data of the ALU.     The content of operand ① is shown in the following table.</li> </ul>	
	Operand (1) ALU operation (floating point)	
	PA P(20 bits) → ACCA(20 bits)	
,	YA $Y(16 \text{ bits}) \rightarrow ACCA(20 \text{ bits})$	
	PX The same as PA	
	YX The same as YA	
	The load data is normalized.  ● Operand ② ↑ ③ For details of operand ② √ ③, see 5.2.1 'Operand ®'. In 'Operand ®', "ACC" means ACCA.	
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
CCR OVFP	CCR C: 0 N: Set if ACCA is negative after instruction execution. Z: Set if ACCA is 0 after instruction execution.	

# **FLDB**

Assembler syntax	[ <label>] ∆FLDB∆ <operand ♠)="">[∆ <comment>]</comment></operand></label>	
Example	FLDB $\triangle \underline{\text{YA}}, \underline{\text{EE}}, \underline{\text{XY}}(\underline{4}, \underline{2}), \underline{\text{RA}} + \underline{4}$	
Operation	<ul> <li>ALU operation     Floating point load</li> <li>Operand ①     Operand ① indicates input data of the ALU.     The content of operand ① is shown in the following table.</li> </ul>	
	Operand (1) ALU operation (floating point)	
	PA P(20 bits) → ACCB(20 bits)	
	YA Y(16 bits) → ACCB(20 bits)	
	PX The same as PA	
	YX The same as YA	
	P: Product of previous instruction cycle X: X-Bus output Y: Y-Bus output  The load data is normalized.  Operand ② ~ ④ For details of operand ② ~ ④, see 5.2.1 'Operand ⑥ '. In 'Operand ⑥ ', "ACC" means ACCB.	
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 0 0 0 1 1 1  (X,Y) ACC/  ALU DREG  Write Selects memory Increments output X·Y/X·G RAM/ROM pointer	
CCR OVFP	CCR C: 0 N: Set if ACCB is negative after instruction execution. Z: Set if ACCB is 0 after instruction execution.	

Assembler syntax	[<1abel>] $\triangle$ FLDB $\triangle$ <operand <math="">\textcircled{B}&gt;[<math>\triangle</math> <comment>]</comment></operand>	
Example	FLDB $\stackrel{\triangle}{}$ $\underbrace{\text{YA}}_{\widehat{}}$ , $\underbrace{\text{EE}}_{\widehat{}}$ , $\underbrace{\frac{3}{3}}_{\widehat{}}$	
Operation	<ul> <li>ALU operation         Floating point load</li> <li>Operand ①         Operand ① indicates input data of the ALU.         The content of operand ① is shown in the following table.</li> </ul>	
	Operand ① ALU operation (floating point)	
	PA P(20 bits) → ACCB(20 bits)	
	YA Y(16 bits) → ACCB(20 bits)	
	PX The same as PA	
	YX The same as YA	
	In 'Operand (B)', "ACC" means ACCB.	
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0	
CCR OVFP	CCR C: 0 N: Set if ACCB is negative after instruction execution. Z: Set if ACCB is 0 after instruction execution.	

# LDA

Assembler syntax	[ <label>] <math>\triangle LDA\triangle &lt; operand (A) &gt; [\triangle &lt; comment&gt;]</math></label>	
Example	$LDA \triangleq \underbrace{YA}_{\textcircled{1}}, \underbrace{EE}_{\textcircled{2}}, \underbrace{XY(0, 2)}_{\textcircled{3}}, \underbrace{RA}_{\textcircled{4}}$	
Operation	<ul> <li>ALU operation     Fixed point load</li> <li>Operand ①     Operand ① indicates input data of the ALU.     The content of operand ① is shown in the follows:</li> </ul>	ing table.
	Operand ① ALU operation (fixed point)	
	PA P(16 bits) → ACCA(16 bits)	
	YA Y(16 bits) → ACCA(16 bits)	
	PX The same as PA	
	YX The same as YA	
	● Operand ② √ ④  For details of operand ② √ ④, see 5.2.1 'Operan In 'Operand ὧ ', "ACC" means ACCA.	d (A) '.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 0 0 1 0 1  (X,Y) ACC/  ALU DREG  Write Selects memory Increme output X·Y/X·G RAM/ROM pointer	ents [
CCR OVFP	CCR C: 0  N: Set if ACCA is negative after instruction execution 2: Set if ACCA is 0 after instruction execution	recution

Assembler syntax	[ <label>] \( \DA\Lambda \) <pre> (\( \) <pre> (\) <pre> (\( \) <pre> (</pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></label>
Example	LDAAYA, EE, 5, 26 ① ② ③
Operation	<ul> <li>ALU operation     Fixed point load</li> <li>Operand ①     Operand ① indicates input data of the ALU.     The content of operand ① is shown in the following table.</li> </ul>
	Operand ① ALU operation (fixed point)
	PA P(16 bits) → ACCA(16 bits)
	YA Y(16 bits) → ACCA(16 bits)
	PX The same as PA
	YX The same as YA
	X: X-Bus output Y: Y-Bus output  Operand ② ↑ ③ For details of operand ② ↑ ③, see 5.2.1 'Operand B'. In 'Operand B', "ACC" means ACCA.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0
CCR OVFP	CCR C: 0 N: Set if ACCA is negative after instruction execution. Z: Set if ACCA is 0 after instruction execution.

# LDB

Assembler syntax	[ <label>] ∆LDB∆</label>	<pre><operand (a)=""> [<math>\Delta</math> <comment>]</comment></operand></pre>
Example	$LDB \triangle  \underline{YA},  \underline{EE},  \underline{XC}$	③ RA ④
Operation	<ul> <li>ALU operation     Fixed point</li> <li>Operand ①     Operand ① inc     The content of</li> </ul>	
	Operand ①	ALU operation (fixed point)
	PA	P(16 bits) → ACCB(16 bits)
-	YA	Y(16 bits) → ACCB(16 bits)
	PX	The same as PA
	YX	The same as YA
	In 'Operand (A	of operand ② ^ ④ , see 5.2.1 'Operand ④ '.
Instruction code	21 20 19 18 17 16 15 0 1 1 0 0	J DREG RA/RB Write Selects memory Increments output X·Y/X·G RAM/ROM
CCR OVFP	CCR C: 0 N: Set if A Z: Set if A	pointer  CCB is negative after instruction execution.  CCB is 0 after instruction execution.

Assembler syntax	[ <label>] <math>\triangle</math>LDB<math>\triangle</math> <operand <math="">\textcircled{B} &gt;[<math>\triangle</math> <comment>]</comment></operand></label>		
	[ <label>] \( \DB\( \DB\) \( \text{operand } \B \) \( \( \DB\) \( \</label>		
Example	$LDB \triangleq \underbrace{YX}_{\widehat{1}}, \underbrace{EE}_{\widehat{2}}, \underbrace{44}_{\widehat{3}}$		
Operation	• ALU operation Fixed point load		
	● Operand ① Operand ① indicates input data of the ALU. The content of operand ① is shown in the following table.		
	Operand ① ALU operation (fixed point)		
	PA P(16 bits) → ACCB(16 bits)		
	YA Y(16 bits) → ACCB(16 bits)		
	PX The same as PA		
	YX The same as YA		
	● Operand ② ↑ ③ For details of operand ② ↑ ③ , see 5.2.1 'Operand ® '. In 'Operand ® ', "ACC" means ACCB.		
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 0 0 1 1 1 0 0 0 Page) (Pointer)  ALU DREG direct address  Write		
CCR OVFP	CCR C: 0  N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is 0 after instruction execution.		

# ANDA

Assembler syntax	[ <label>] ∆ANDA∆ <operand ♠="">[∆ <comment>]</comment></operand></label>
Example	$\frac{\text{ANDA} \triangle}{\boxed{0}} \underbrace{\frac{\text{YX}}{\boxed{2}}, \underbrace{\frac{\text{EE}}{\boxed{2}}, \underbrace{\frac{\text{XY}}{\boxed{1,8}}, \underbrace{\frac{\text{RA}}{\boxed{4}}}}{\boxed{4}}}$
Operation	<ul> <li>ALU operation         Logical arithmetic AND</li> <li>Operand ①         Operand ① indicates input data of the ALU.         The content of operand ① is shown in the following table.</li> </ul>
	Operand ① ALU operation (fixed point)
	PA P(16 bits) ^ ACCA(16 bits) → ACCA(16 bits)
	YA Y(16 bits) ∧ ACCA(16 bits)→ACCA(16 bits)
	PX $P(16 \text{ bits}) \land X(16 \text{ bits}) \rightarrow ACCA(16 \text{ bits})$
	YX $Y(16 \text{ bits}) \land X(16 \text{ bits}) \rightarrow ACCA(16 \text{ bits})$
	For details of operand $\textcircled{2} \vee \textcircled{4}$ , see 5.2.1 'Operand $\textcircled{A}$ '. In 'Operand $\textcircled{A}$ ', "ACC" means ACCA.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 1 1 0 1 0 1
CCR OVFP	CCR C: Undefined.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is 0 after instruction execution.

Example Operation	$\begin{array}{c} \text{ANDA} \triangle \ \underline{\text{YA}} \ , \ \underline{\text{EE}}, \ \underline{\text{4}} \\ \hline \text{(i)} \ \ \underline{\text{2}} \end{array}$	1, 24
Operation		3
	Operand ①	ALU operation (fixed point)
	PA	P(16 bits) ^ ACCA(16 bits) → ACCA(16 bits)
	YA	Y(16 bits) ^ ACCA(16 bits)→ACCA(16 bits)
	PX	P(16 bits)^X(16 bits) →ACCA(16 bits)
	YX	Y(16 bits) ^ X(16 bits) →ACCA(16 bits)
	● Operand ② ^ (3 For details In 'Operand(	of operand②√③, see 5.2.1 'Operand®'. B', "ACC" means ACCA.
Instruction code	21 20 19 18 17 16 1 0 0 1 1 0	
CCR	CCR C: Undefin	ned.  ACCA is negative after instruction execution.  ACCA is 0 after instruction execution.

# **ANDB**

Assembler syntax	[ <label>] \( \Delta ANDB \( \Delta \) <pre>comment&gt;]</pre></label>		
Example	ANDB $\triangle \underline{YX}, \underline{EE}, \underline{XY(1, 6)}, \underline{RA, RO}$ $\textcircled{3}$		
Operation	<ul> <li>ALU operation         Logical arithmetic AND</li> <li>Operand ①         Operand ① indicates input data of the ALU.         The content of operand ① is shown in the following table.</li> </ul>		
	Operand (1) ALU operation (fixed point)		
	PA P(16 bits) ^ ACCB(16 bits)→ACCB(16 bits)		
	YA Y(16 bits) ∧ ACCB(16 bits)→ACCB(16 bits)		
	PX P(16 bits) ^ X(16 bits) →ACCB(16 bits)		
	YX Y(16 bits) ∧ X(16 bits) →ACCB(16 bits)		
	• Operand $\textcircled{2} \land \textcircled{4}$ For details of operand $\textcircled{2} \land \textcircled{4}$ , see 5.2.1 'Operand $\textcircled{A}$ '. In 'Operand $\textcircled{A}$ ', "ACC" means ACCB.		
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 1 1 0 1 1 1		
CCR OVFP	CCR C: Undefined.  N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is 0 after instruction execution.		

Operation •	<ul> <li>ALU operation Logical arit</li> <li>Operand ① Operand ① in</li> </ul>	3 n
Instruction	● Operand ① Operand ① in The content	chmetic AND
	Operand (1)	
Instruction	1	ALU operation (fixed point)
Instruction	PA	P(16 bits) ^ ACCB(16 bits)→ACCB(16 bits)
Instruction	YA	Y(16 bits) ^ ACCB(16 bits)→ACCB(16 bits)
Instruction	PX	P(16 bits) ∧ X(16 bits) →ACCB(16 bits)
Instruction	YX	$Y(16 \text{ bits}) \land X(16 \text{ bits}) \rightarrow ACCB(16 \text{ bits})$
1	For details In 'Operand(	of operand ②↑③, see 5.2.1 'Operand B'. B', "ACC" means ACCB.
	0 0 1 1 0 (X,	Y) ACC/ (Page) (Pointer) LU DREG direct address
CCR OVFP	CCR C: Undefin N: Set if Z: Set if	ned. ACCB is negative after instruction execution. ACCB is 0 after instruction execution.

# ORA

Assembler syntax	[ <label>] ∆ORA∆</label>	<pre><operand (a)=""> [ \( \Delta \) <comment> ]</comment></operand></pre>
Example	ORA $\triangle$ $\underline{\underline{YA}}$ , $\underline{\underline{EE}}$ , $\underline{\underline{XY}}$	(1, 6), RA (3) (4)
Operation	<ul> <li>ALU operation Logical arith</li> <li>Operand (1) Operand (1) ind The content of</li> </ul>	licates input data of the ALU. If operand $oxed{1}$ is shown in the following table.
	Operand ①	ALU operation (fixed point)
	PA	P(16 bits)∨ ACCA(16 bits)→ACCA(16 bits)
	YA	Y(16 bits)∨ ACCA(16 bits)→ACCA(16 bits)
	PX	P(16 bits)∨ X(16 bits) →ACCA(16 bits)
	YX	Y(16 bits) ∨ X(16 bits) →ACCA(16 bits)
	In 'Operand (A	f operand ② ∿ ④ , see 5.2.1 for 'Operand 函 '. )', "ACC" means ACCA.
Instruction code		ACC/ X-Page Y-Page Selects RA/RB Increments output X·Y/X·G RAM/ROM pointer
CCR OVFP	CCR C: Undefinee N: Set if Ac Z: Set if Ac	
	***************************************	

Assembler syntax	[ <label>] <math>\triangle ORA\triangle &lt; operand (B) &gt; [\triangle &lt; comment&gt;]</math></label>		
Example	ORA $\triangle \frac{\text{YA, EE, 6, 23}}{\text{(1)}}$ (2) (3)		
Operation	<ul> <li>ALU operation Logical arithmetic OR</li> <li>Operand ① Operand indicates input data of the ALU. The content of operand ① is shown in the following table.</li> </ul>		
	Operand ① ALU operation (fixed point)		
	PA P(16 bits) ∨ ACCA(16 bits)→ACCA(16 bits)		
	YA Y(16 bits) ∨ ACCA(16 bits)→ACCA(16 bits)		
	PX P(16 bits) ∨ X(16 bits) →ACCA(16 bits)		
	YX Y(16 bits) ∨ X(16 bits) →ACCA(16 bits)		
	P: Product of previous instruction cycle X: X-Bus output Y: Y-Bus output ∨: Logical sum (OR)  Operand ② ∿ ③ For details of operand ② ∿ ③, see 5.2.1 'Operand ®'. In 'Operand ®', "ACC" means ACCA.		
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0		
CCR OVFP	CCR C: Undefined. N: Set if ACCA is negative after instruction execution. Z: Set if ACCA is 0 after instruction execution.		

# ORB

Assembler syntax	[ <label>] \( \Delta \text{ORB} \( \Delta \text{ operand (A)} \) \( \Delta \text{ comment&gt;} \) \( \Delta \text{ operand (A)} \)</label>		
Example	ORB $\triangle $ YA, EE, XY(1,6), RO $\bigcirc$		
Operation	<ul> <li>ALU operation         Logical arithmetic OR</li> <li>Operand ①         Operand 1 indicates input data of the ALU.         The content of operand ① is shown in the following table.</li> </ul>		
	Operand ① ALU operation (fixed point)		
	PA P(16 bits) ∨ ACCB(16 bits)→ACCB(16 bits)		
	YA Y(16 bits) ∨ ACCB(16 bits)→ACCB(16 bits)		
	PX P(16 bits) ∨ X(16 bits) →ACCB(16 bits)		
	YX $Y(16 \text{ bits}) \lor X(16 \text{ bits}) \rightarrow ACCB(16 \text{ bits})$		
	• Operand $\textcircled{2} \wedge \textcircled{4}$ For details of operand $\textcircled{2} \wedge \textcircled{4}$ , see 5.2.1 'Operand $\textcircled{A}$ '. In 'Operand $\textcircled{A}$ ', "ACC" means ACCB.		
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 1 0 0 1 1 1 1 1		
CCR OVFP	CCR C: Undefined.  N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is 0 after instruction execution.		

Assembler syntax	[ <label>] <math>\triangle ORB\Delta &lt; operand (B) &gt; [\Delta &lt; comment&gt;]</math></label>	
Example	ORB $\triangle \frac{\text{YA, }}{1} \frac{\text{EE, }}{2} \frac{6, 23}{3}$	
Operation	<ul> <li>ALU operation         Logical arithmetic OR</li> <li>Operand ①         Operand ① indicates input data of the ALU.         The content of operand ① is shown in the following table.</li> </ul>	
	Operand ① ALU operation (fixed point)	
	PA P(16 bits)∨ACCB(16 bits)→ACCB(16 bits)	
	YA Y(16 bits)∨ACCB(16 bits)→ACCB(16 bits)	
	PX P(16 bits)∨X(16 bits) →ACCB(16 bits)	
	YX Y(16 bits)∨X(16 bits) →ACCB(16 bits)	
	● Operand ② ∿ ③ For details of operand ② ∿ ③ , see 5.2.1 'Operand B '. In 'Operand B', "ACC" means ACCB.	
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 1 0 0 1 1 1 0 0	
CCR OVFP	CCR C: Undefined.  N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is 0 after instruction execution.	

# **EORA**

Assembler syntax	[ <label>] \( \Delta EORA \Delta \) <pre>OPERAND (A) &gt; [\( \Delta \) <pre>comment&gt; ]</pre></pre></label>
Example	EORA $\triangle$ YA, EE, XY (2, 7), RA  (1) (2) (3) (4)
Operation	<ul> <li>ALU operation         Logical arithmetic EOR</li> <li>Operand ①         Operand ① indicates input data of the ALU.         The content of operand ① is shown in the following table.</li> </ul>
	Operand ① ALU operation (fixed point)
	PA P(16 bits) ⊕ ACCA(16 bits)→ACCA(16 bits)
	YA Y(16 bits) ⊕ ACCA(16 bits)→ACCA(16 bits)
	PX P(16 bits) ⊕ X(16 bits) →ACCA(16 bits)
	YX Y(16 bits) ⊕ X(16 bits) →ACCA(16 bits)
	● Operand ② ∿ ④ For details of operand ② ∿ ④, see 5.2.1 for 'Operand ♠'. In 'Operand ♠', "ACC" means ACCA.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 1 0 1 1 0 1
CCR OVFP	CCR C: Undefined. N: Set if ACCA is negative after instruction execution. Z: Set if ACCA is 0 after instruction execution.

Assembler syntax	[ <label>] <math>\triangle EORA\triangle &lt; operand (B) &gt; [\triangle &lt; comment&gt;]</math></label>		
Example	EORA $\triangle$ YA, EE, 3, 39 $\bigcirc$ $\bigcirc$ $\bigcirc$		
Operation	<ul> <li>ALU operation Logical arithmetic EOR</li> <li>Operand ① Operand ① indicates input data of the ALU. The content of operand ① is shown in the following table.</li> </ul>		
,	Operand ① ALU operation (fixed point)		
	PA P(16 bits) ⊕ ACCA(16 bits)→ACCA(16 bits)		
	YA Y(16 bits) ⊕ ACCA(16 bits)→ACCA(16 bits)		
	PX P(16 bits) ⊕ X(16 bits) →ACCA(16 bits)		
	YX Y(16 bits) ⊕ X(16 bits) →ACCA(16 bits)		
	X: X-Bus output Y: Y-Bus output ⊕: Exclusive-OR operation  Operand ② √ ③ For details of Operand ② ~ ③, see 5.2.1 'Operand ®'. In 'Operand ®', "ACC" means ACCA.		
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 1 0 1		
CCR OVFP	CCR C: Undefined.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is 0 after instruction execution.		

### **EORB**

Assembler syntax	[ <label>] \(\Delta \text{EORB}\)</label>	Δ <operand <comment="" [δ="" 🚱="">]</operand>
Example	EORB $\triangle$ YA, EE, X $\bigcirc$ 2	$\frac{\mathrm{Y}(2,7)}{3}$ , $\frac{\mathrm{RA}}{4}$
Operation		hmetic EOR dicates input data of the ALU. of operand $\widehat{f 1}$ is shown in the following table.
	Operand ①	ALU operation (fixed point)
	PA	P(16 bits) ⊕ ACCB(16 bits)→ACCB(16 bits)
	YA	Y(16 bits) ⊕ ACCB(16 bits)→ACCB(16 bits)
	PX	P(16 bits) ⊕ X(16 bits) →ACCB(16 bits)
	YX	$Y(16 \text{ bits}) \oplus X(16 \text{ bits}) \rightarrow ACCB(16 \text{ bits})$
	For details of In 'Operand (	of operand ② ^ ④ , see 5.2.1 'Operand ④ '. )', "ACC" means ACCB.
Instruction code	21 20 19 18 17 16 15 0 0 1 0 1 0 1 (X,Y) →ALU	U DREG RA/RB Write Selects memory Increments output X·Y/X·G RAM/ROM
CCR OVFP	CCR C: Undefine N: Set if A Z: Set if A	pointer  d.  CCB is negative after instruction execution.  CCB is 0 after instruction execution.

Assembler syntax	[ <label>] \( \Delta \text{EORB} \)</label>	∆ <operand (b)="">[∆ <comment>]</comment></operand>
Example	EORB $\stackrel{\triangle}{}$ $\stackrel{YA}{}$ , $\stackrel{EE}{}$ , $\stackrel{3}{}$ , $\stackrel{39}{}$	
Operation	• ALU operation Logical arit  • Operand ① Operand ① in The content	hmetic EOR dicates input data of the ALU. of operand $\widehat{\mathbb{1}}$ is shown in the following table.
	Operand ①	ALU operation (fixed point)
	PA	P(16 bits) ⊕ ACCB(16 bits)→ACCB(16 bits)
	YA	Y(16 bits) ⊕ ACCB(16 bits)→ACCB(16 bits)
	PX	P(16 bits) ⊕ X(16 bits) →ACCB(16 bits)
	YX	Y(16 bits) ⊕ X(16 bits) →ACCB(16 bits)
	● Operand ② ^ ③ For details In 'Operand(	of operand $\textcircled{2} \wedge \textcircled{3}$ , see 5.2.1 'Operand $\textcircled{B}$ '. $\textcircled{B}$ ', "ACC" menas ACCB.
** · ·		
Instruction code	21 20 19 18 17 16 0 0 1 0 1	

# **FABSA**

	Υ
Assembler syntax	[ <label>] <math>\Delta</math>FABSA<math>\Delta</math> <operand <math="">\bigcirc &gt;[<math>\Delta</math> <comment>]</comment></operand></label>
Example	$FABSA \triangle \underbrace{EE}_{@}, \underbrace{XG(1,3)}_{@}, \underbrace{RA}_{@}$
Operation	<ul> <li>ALU operation         Floating point arithmetic</li></ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  O 1 1 0 1 0 0 0 0 1
CCR OVFP	CCR C: 0 N: 0 Z: Set if a mantissa of ACCA is \$0000.  OVFP OVFP bit of the CTR must be set to 1 beforehand.

Assembler syntax	[ <label>] ΔFABSAΔ <operand d="">[Δ <comment>]</comment></operand></label>
Example	$FABSA \stackrel{\triangle}{=} \frac{EE}{2}, \frac{0,00}{3}$
Operation	<ul> <li>ALU operation Floating point arithmetic</li> <li> ACCA(20 bits)  → ACCA(20 bits)</li> <li>The obtained absolute value is stored in the ACCA. The negative maximum value generates an overflow when the absolute value is obtained. Therefore the absolute value is fixed to;</li> <li>Mantissa \$8000 → \$7FFF</li> <li>Exponent +7 → +7</li> <li>Operand For details of operand, see 5.2.1 'Operand D'. In 'Operand D', "ACC" means ACCA.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0
CCR OVFP	CCR C: 0 N: 0 Z: Set if a mantissa of ACCA is \$0000.  OVFP OVFP bit of the CTR must be set to 1 beforehand.

# **FABSB**

[ <label>] <math>\Delta</math>FABSB<math>\Delta</math> <operand <math="">\bigcirc &gt;[<math>\Delta</math> <comment>]</comment></operand></label>
FABSB $\triangle$ EE, $XG(1,3)$ , $RA$ $\textcircled{3}$ $\textcircled{4}$
<pre>◆ALU operation Floating point arithmetic  ACCB(20 bits) → ACCB(20 bits)  The obtained absolute value is stored in the ACCB. The negative maximum value generates an overflow when the absolute value is obtained. Therefore the absolute value is fixed to;  Mantissa \$8000 → \$7FFF  Exponent +7 → +7  Operand For details of operand, see 5.2.1 'Operand ⓒ'. In 'Operand ⓒ', "ACC" means ACCB.</pre>
21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 0 1 0 0 0 1
CCR C: 0 N: 0 Z: Set if a mantissa of ACCB is \$0000.  OVFP OVFP bit of the CTR must be set to 1 beforehand.

Assembler syntax	[ <label>] <math>\triangle FABSB\triangle</math> <operand <math="">\textcircled{D} &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	$FABSB \triangle \frac{EE}{2}, \frac{0,00}{3}$
Operation	<ul> <li>ALU operation         Floating point arithmetic           ACCB(20 bits)  → ACCB(20 bits)</li> <li>The obtained absolute value is stored in the ACCB.         The negative maximum value generates an overflow when the absolute value is obtained. Therefore the absolute value is fixed to;         Mantissa \$8000 → \$7FFF         Exponent +7 → +7</li> <li>Operand         For details of operand, see 5.2.1 'Operand ®'.         In 'Operand ®', "ACC" means ACCB.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 0 1 0 0 0 1 0 0 0 1 0 0 0 0
CCR OVFP	CCR C: 0 N: 0 Z: Set if a mantissa of ACCB is \$0000.  OVFP OVFP bit of the CTR must be set to 1 beforehand.

# **ABSA**

Assembler syntax	[ <label>] ∆ABSA∆ <operand ĉ)="">[∆ <comment>]</comment></operand></label>
Example	$ABSA \triangle EE$ , $XG(1,3)$ , $AE$
Operation	<ul> <li>ALU operation         Fixed point arithmetic</li> <li> ACCA(16 bits)  → ACCA(16 bits)</li> <li>The obtained absolute value is stored in the ACCA.         The exponent part (4 bits) of the result is undefined.</li> <li>Operand         For details of operand, see 5.2.1 "Operand ©'.         In 'Operand ©', "ACC" means ACCA.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 0 1 0 0 1 0 1 0 1
CCR OVFP	CCR C: 0  N: Set if ACCA=\$8000 before arithmetic operation and OVFP bit is 0; cleared otherwise.  Z: Set if ACCA=\$0000.  OVFP Overflow protection is controlled by the status of OVFP bit.  O: no overflow protection 1: overflow protection
	Z: Set if ACCA=\$0000.

Example	
	$ABSA \triangle A, \frac{2,14}{@}$
Operation	<ul> <li>ALU operation         Fixed point arithmetic</li></ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 0 1 0 0 1 0 0 0 Pointer)  ACC/  DREG  Write  ACC/  direct address
CCR OVFP	CCR C: 0  N: Set if ACCA=\$8000 before arithmetic operation and OVFP bit is 0; cleared otherwise.  Z: Set if ACCA=\$0000.  OVFP Overflow protection is controlled by the status of OVFP bit.  0: no overflow protection 1: overflow protection

# **ABSB**

-
No. 1
it.

Assembler syntax	[ <label>] <math>\triangle ABSB\Delta &lt; operand (D) &gt; [\Delta &lt; comment&gt;]</math></label>
Example	$ABSB \stackrel{\triangle}{=} \frac{A}{2}, \frac{2,14}{3}$
Operation	<ul> <li>ALU operation     Fixed point arithmetic  ACCB(16 bits) → ACCB(16 bits)  The obtained absolute value is stored in the ACCB. The exponent part (4 bits) of the result is undefined.</li> <li>Operand     For details of operand, see 5.2.1 'Operand '.     In 'Operand '. "ACC" means ACCB.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 0 1 0 0 1 1 0 0 0 (Page) (Pointer)  DREG Write
CCR OVFP	CCR C: 0  N: Set if ACCB=\$8000 before arithmetic operation and OVFP bit is 0; cleared otherwise.  Z: Set if ACCB=\$0000.  OVFP Overflow protection is controlled by the status of OVFP bit. 0: no overflow protection 1: overflow protection

# **FRPTA**

Assembler syntax	[ <label>] <math>\triangle</math>FRPTA<math>\triangle</math> <operand <math="">\bigcirc &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	$FRPTA \triangleq \frac{EE}{②}, \frac{XG(0,1)}{③}, \frac{RA}{④}$
Operation	Repeat instruction  The FRPTA instruction repeats the operation of the next instruction.  Instruction operands are effective.
	Floating point multiplication.  • Repeat count is specified by the RC.  The actual repeat count is one more than the value loaded into the RC. RC value is selectable from 0 to 63.
	<ul> <li>If an address pointer is incremented depending on operand (4), the RC is autodecremented simultaneously, which decreases the number of repeat time by 1.</li> <li>If an address pointer is incremented in the next instruction, the operation is terminated resulting in RC=63 (all 'l'). No incrementing results in RC=0.</li> <li>This instruction can repeat only ALU operation instructions in pointer addressing mode.</li> </ul>
	<ul> <li>Any interrupts cannot be accepted during the execution of this repeat instruction or of the next instruction. (Interrupt wait state)</li> </ul>
	For details of operand, see 5.2.1 'Operand ${\Bbb C}$ '. In 'Operand ${\Bbb C}$ ', "ACC" means ACCA.
	Example (product sum operation)
	RC=3 (The RC must be loaded with a value)  FRPTAΔΕΕ, XY(0,1), RA+; starting operation  starting multiplication  RC decrement  At the completion of execution, the RC value  is 63 (all '1').
	equivalent FNOPA $\triangle$ EE,XY(0,1),RA+ instruc- FADA $\triangle$ APA,EE,XY(0,1),RA+ three times FADA $\triangle$ APA,EE,XY(0,1),RA+ FADA $\triangle$ APA,EE,XY(0,1),RA+
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 1 0 0 0 0 0 1 1
CCR OVFP	CCR C: N: not affected Z:

Assembler syntax	[ <label>] △FRPTA△ <operand (d)=""> [△ <comment>]</comment></operand></label>
Example	$FRPTA \triangle \underline{A}, \underline{2,14}$ $\textcircled{3}$
Operation .	<ul> <li>Repeat instruction</li> <li>The FRPTA instruction repeats the operation of the next instruction.</li> <li>Repeat count is specified by the RC. The actual repeat count is one more than the value loaded into the RC.</li> <li>The other operations are the same as ones in pointer addressing mode.</li> <li>For details of operand, see 5.2.1 'Operand D'. In 'Operand D', "ACC" means ACCA.</li> <li>Example</li> </ul>
	Repeat RC=3 (The RC must be loaded with a value) FRPTA $\triangle$ EE,0,00 ;starting operation FADA $\triangle$ YA,EE,XY(0,0),RA+;addition RC decrement  FNOPA $\triangle$ EE,0,00 ;ineffective instruction FADA $\triangle$ YA,EE,XY(0,0),RA+
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0
CCR OVFP	CCR C: N: not affected Z:

# **FRPTB**

Assembler syntax	[ <label>] <math>\triangle</math>FRPTB<math>\triangle</math> <operand <math="">\bigcirc&gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	$FRPTB \triangle \frac{EE}{2}, \frac{XG(0,2)}{3}, \frac{RA}{4}$
Operation	Repeat instruction
3, 01 de 1	<ul> <li>The FRPTB instruction repeats the operation of the next instruction.</li> <li>Instruction operands are effective.</li> <li>Floating point multiplication.</li> </ul>
	<ul> <li>Repeat count is specified by the RC. The actual repeat count is one more than the value loaded into the RC. RC value is selectable from 0 to 63.</li> <li>If an address pointer is incremented depending on operand 4, the RC is autodecremented simultaneously, which decreases the number of repeat time by 1.</li> <li>If an address pointer is incremented in the next instruction, on the operation is terminated resulting in RC=63 (all '1'). No incrementing results in RC=0.</li> <li>This instruction can repeat only ALU operation instructions in pointer addressing mode.</li> </ul>
	<ul> <li>Any interrupts cannot be accepted during the execution of this repeat instruction or of the next instruction. (Interrupt wait state)</li> </ul>
	For details of operand, see 5.2.1 'Operand $\widehat{\mathbb{C}}$ '. In 'Operand $\widehat{\mathbb{C}}$ ', "ACC" means ACCB.
	Example (product sum operation)
	RC=3 (The RC must be loaded with a value) FRPTAΔΕΕ, XY(0,1), RA+; starting operation starting multiplication RC decrement FADAΔΔΡΑ, EE, XY(0,1), RA+; addition RC decrement
	At the completion of execution, the RC value is 63 (all '1').
	Equivalent fNOPA $\triangle$ EE,XY(0,1),RA+ instruction FADA $\triangle$ APA,EE,XY(0,1),RA+ FADA $\triangle$ APA,EE,XY(0,1),RA+ three times FADA $\triangle$ APA,EE,XY(0,1),RA+
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	ACC/ X-Page Y-Page RA/RB Selects memory Increments output X·Y/X·G RAM/ROM pointer
CCR OVFP	CCR C: N: Z: Not affected

Assembler syntax	[ <label>] <math>\triangle</math>FRPTB<math>\triangle</math> <operand <math="">\bigcirc &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	FRPTB $\triangle A$ , $2$ , $14$ $3$
Operation	Repeat instruction  The FRPTB instruction repeats the operation of the next instruction.
	<ul> <li>Repeat count is specified by the RC.</li> <li>The actual repeat count is one more than the value loaded into the RC.</li> </ul>
	<ul> <li>The other operations are the same as ones in pointer addressing mode.</li> </ul>
	For details of operand, see 5.2.1 'Operand $lacktriangle$ . In 'Operand $lacktriangle$ ', "ACC" means ACCB.
	Example
	Repeat Instruction RC=3 (The RC must be loaded with a value) FRPTBΔΕΕ,0,00 ;starting operation FADBΔΔΥΑ,ΕΕ,ΧΥ(0,0),RA+;addition RC decrement
	$ \begin{array}{c c} & FNOPB\triangle EE, 0,00 & ; ineffective instruction \\ Equivalent & FADB\triangle AYA, EE, XY(0,0), RA+\\ instruction & FADB \triangle AYA, EE, XY(0,0), RA+\\ FADB \triangle AYA, EE, XY(0,0), RA+\\ FADB \triangle AYA, EE, XY(0,0), RA+ \end{array} $
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0
	DREG direct address Write
CCR	CCR C: N: not affected Z:

# **RPTA**

Assembler syntax	[ <label>] △RPTA△ <operand ⓒ="">[△ <comment>]</comment></operand></label>
Example	RRPTA $\triangle$ EE, $XG(2,3)$ , RA+ $\textcircled{3}$
Operation	Repeat instruction
	<ul> <li>The RPTA instruction repeats the operation of the next instruction.</li> <li>Instruction operands are effective.</li> <li>Fixed point multiplication.</li> </ul>
	<ul> <li>Repeat count is specified by the RC. The actual repeat count is one more than the value loaded into the RC. RC value is selectable from 0 to 63.</li> <li>If an address pointer is incremented depending on operand 4, the RC is autodecremented simultaneously, which decreases the number of repeat time by 1.</li> <li>If an address pointer is incremented in the next instruction, the operation is terminated resulting in RC=63 (all 'l'). No incrementing results in RC=0.</li> <li>This instruction can repeat only ALU operation instructions in pointer addressing mode.</li> </ul>
	Any interrupts cannot be accepted during the execution of this repeat instruction or of the next instruction. (Interrupt wait state)
	For details of operand, see 5.2.1 'Operand $\bigcirc$ '. In 'Operand $\bigcirc$ ', "ACC" means ACCA.
	Example (product sum operation)
	RC=3 (The RC must be loaded with a value) RPTA $\triangle$ EE,XY(0,1),RA+ ; starting operation starting multiplication RC decrement ADA $\triangle$ APA,EE,XY(0,1),RA+ ; addition
	RC decrement At the completion of execution, the RC value is 63 (all 'l').
	Equivalent NOPA $\triangle$ EE,XY(0,1),RA+ instruction ADA $\triangle$ PA,EE,XY(0,1),RA+ ADA $\triangle$ PA,EE,XY(0,1),RA+ ADA $\triangle$ PA,EE,XY(0,1),RA+ ADA $\triangle$ PA,EE,XY(0,1),RA+
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 1 0 0 0 1 0 1
CCR OVFP	CCR C: N: not affected Z:

Assembler syntax	[ $\langle label \rangle$ ] $\triangle RPTA \triangle \langle operand \bigcirc \rangle [\triangle \langle comment \rangle]$
Example	$RPTA \triangle A, 2, 14$ ② ③
Operation	Repeat instruction  ● The RPTA instruction repeats the operation of the next instruction.  ● Repeat count is specified by the RC. The actual repeat count is one more than the value loaded into the RC.  ● The other operations are the same as ones in pointer addressing mode.  For details of operand, see 5.2.1 'Operand D'. In 'Operand D', "ACC" means ACCA.  Example  Repeat instruction RC=3 (The RC must be loaded with a value) repraction ADAΔΔΥΑ, EE, XY(0,0), RA+; addition RC decrement
	NOPAΔΕΕ,0,00 ; ineffective instruction   ADAΔΔΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΔΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΔΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΔΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΔΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΔΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΔΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΔΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΔΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΛΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΛΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΛΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΛΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΛΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΛΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΛΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΛΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADAΔΛΥΑ,ΕΕ,ΧΥ(0,0),RA+   ADA
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0
CCR OVFP	CCR C: N: Z:

# **RPTB**

Assembler syntax	[ <label>] <math>\triangle RPTB \triangle &lt; operand \bigcirc &gt; [\triangle &lt; comment&gt;]</math></label>
Example	$ \begin{array}{c} \text{RPTB} \triangle \underline{\text{EE}}, \underline{\text{XG}(1,3)}, \underline{\text{RA}} \\ \hline{2}, \underline{3}, \underline{4} \end{array} $
Operation	Repeat instruction  • The RPTB instruction repeats the operation of the next instruction.
	• Instruction operands are effective. Fixed point multiplication.
	<ul> <li>Repeat count is specified by the RC. The actual repeat count is one more than the value loaded into the RC. RC value is selectable from 0 to 63.</li> <li>If an address pointer is incremented depending on operand 4, the RC is autodecremented simultaneously, which decreases the number of repeat time by 1.</li> <li>If an address pointer is incremented in the next instruction, the operation is terminated resulting in RC=63 (all '1'). No incrementing results in RC=0.</li> <li>This instruction can repeat only ALU operation instructions in pointer addressing mode.</li> </ul>
	<ul> <li>Any interrupts cannot be ajcepted during the execution of this repeat instruction or of the next instruction. (Interrupt wait state)</li> </ul>
	For details of operand, see 5.2.1 'Operand $\bigcirc$ '. In 'Operand $\bigcirc$ ', "ACC" means ACCB.
	Example (product sum operation)
	Repeat instruction  Repeat instruction  RPTBΔEE,XY(0,1),RA+ ; starting operation starting multiplication RC decrement  ADBΔΔPA,EE,XY(0,1),RA+ ; addition RC decrement
	At the completion of execution, the RC value is 63 (all '1').
	Equivalent NOPB $\triangle$ EE,XY(0,1),RA+ ADB $\triangle$ APA,EE,XY(0,1),RA+ ADB $\triangle$ APA,EE,XY(0,1),RA+ ADB $\triangle$ APA,EE,XY(0,1),RA+ ADB $\triangle$ APA,EE,XY(0,1),RA+
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 1 0 0 0 1 1 1 1 1
	ACC/ X-Page Y-Page RA/RB DREG Selects memory Increments Write output X·Y/X·G RAM/ROM pointer
CCR	CCR C: N: not affected
OVFP	Z:

Assembler syntax	[ <label>] <math>\triangle RPTB \triangle &lt; operand \bigcirc &gt; [\triangle &lt; comment&gt;]</math></label>
Example	$ \begin{array}{c} \text{RPTB} \triangle \underline{A}, \ \underline{2,14} \\ 2 \end{array} $
Operation	Repeat instruction  The RPTB instruction repeats the operation of the next instruction.  Repeat count is specified by the RC. The actual repeat count is one more than the value loaded into the RC.  The other operations are the same as ones in pointer addressing mode.  For details of operand, see 5.2.1 'Operand D'. In 'Operand D', "ACC" means ACCB.  Example (bit manipulation)  Repeat instruction  RC=3 (The RC must be loaded with a value) RPTBAEE,0,00 ; starting operation SLBAAEE,XY(0,0),RA; addition RC decrement The contents of ACCB is shifted left 4 bits.
	$ \begin{array}{c c} & & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & $
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 0 0 0 1 1 0 0 0 (Page) (Pointer)  DREG Write
CCR OVFP	CCR C: N: Z:

# **FNEGA**

Assembler syntax	[ <label>] ΔFNEGAΔ <operand ©="">[Δ <comment>]</comment></operand></label>
Example	FNEGA $\triangle$ EE, $XG(1,3)$ , RA $\textcircled{3}$
Operation	<ul> <li>ALU operation         Floating point arithmetic         <ul> <li>-ACCA(20 bits) → ACCA(20 bits)</li> </ul> </li> <li>A two's complement of ACCA is stored in the ACCA.         <ul> <li>An overflow occurs when the mantissa and exponent of ACCA are \$8000 and \$7 respectively before this instruction is executed.</li> </ul> </li> <li>Operand         <ul> <li>For details of operand, see 5.2.1 'Operand ©'.</li> <li>In 'Operand ©', "ACC" means ACCA.</li> </ul> </li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 0 0 0 1 0 0 1 1
CCR OVFP	CCR C: Set if a mantissa of ACCA is \$0000 before instruction execution; cleared otherwise.  N: Set if ACCA is negative after instruction execution.  Z: Set if a mantissa of ACCA is \$0000 after instruction execution.  OVFP OVFP bit of the CTR must be set to 1 beforehand.

Assembler syntax	[ <label>] <math>\triangle</math>FNEGA<math>\triangle</math> <operand <math="">\textcircled{D} &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	FNEGA $\triangle$ EE, $\frac{0}{2}$ , $\frac{0}{3}$
Operation	<ul> <li>◆ ALU operation         Floating point arithmetic         <ul> <li>-ACCA(20 bits) → ACCA(20 bits)</li> </ul> </li> <li>A two's complement of ACCA is stored in the ACCA.         <ul> <li>An overflow occurs when the mantissa and exponent of ACCA are \$8000 and \$7 respectively before this instruction is executed.</li> </ul> </li> <li>Operand         <ul> <li>For details of operand, see 5.2.1 'Operand ① '.</li></ul></li></ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 0 0 0 1 0 0 0 1 0 0 (Page) (Pointer)  DREG Write
CCR OVFP	CCR C: Set if a mantissa of ACCA is \$0000 before instruction execution; cleared otherwise.  N: Set if ACCA is negative after instruction execution.  Z: Set if a mantissa of ACCA is \$0000 after instruction execution.  OVFP OVFP bit of the CTR must be set to 1 beforehand.

# **FNEGB**

[ <label>] ΔFNEGBΔ <operand ©)="">[Δ <comment>]</comment></operand></label>
FNEGB $\triangleq \frac{\text{EE}}{2}$ , $\frac{\text{XG}(1,3)}{3}$ , $\frac{\text{RA}}{4}$
<ul> <li>ALU operation         Floating point arithmetic         <ul> <li>-ACCB(20 bits) → ACCB(20 bits)</li> </ul> </li> <li>A two's complement of ACCB is stored in the ACCB.         <ul> <li>An overflow occurs when the mantissa and exponent of ACCB are \$8000 and \$7 respectively before this instruction is executed.</li> </ul> </li> <li>Operand         <ul> <li>For details of operand, see 5.2.1 'Operand ⓒ'.</li> <li>In 'Operand ⓒ', "ACC" means ACCB.</li> </ul> </li> </ul>
21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 0 0 0 1 0 1 1 1 1 Selects  ACC/ DREG Write Output X·Y/X·G RAM/ROM pointer
CCR C: Set if a mantissa of ACCB is \$0000 before instruction execution; cleared otherwise.  N: Set if ACCB is negative after instruction execution.  Z: Set if a mantissa of ACCB is \$0000 after instruction execution.  OVFP OVFP bit of the CTR must be set to 1 beforehand.

Assembler syntax	[ <label>] ∆FNEGB∆ <operand (d)=""> [∆ <comment>]</comment></operand></label>
Example	FNEGB $\triangle A \otimes A $
Operation	<ul> <li>ALU operation         Floating point arithmetic         <pre>-ACCB(20 bits) → ACCB(20 bits)</pre>         A two's complement of ACCB is stored in the ACCB.             An overflow occurs when the mantissa and exponent of ACCB are \$8000 and \$7 respectively before this instruction is executed.         </li> </ul> <li>Operand         For details of operand, see 5.2.1 'Operand ①'.             In 'Operand ①', "ACC" means ACCB.</li>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0
CCR	CCR C: Set if a mantissa of ACCB is \$0000 before instruction execution; cleared otherwise.  N: Set if ACCB is negative after instruction execution.  Z: Set if a mantissa of ACCB is \$0000 after instruction execution.  OVFP OVFP bit of the CTR must be set to 1 beforehand.

# **NEGA**

Assembler syntax	[ <label>] <math>\triangle NEGA \triangle &lt; operand \bigcirc &gt; [\triangle &lt; comment&gt;]</math></label>
Example	$ \frac{\text{NEGA} \triangle \overline{\text{EE}}}{2}, \frac{XG(1,3)}{3}, \frac{RA}{4} $
Operation	<ul> <li>◆ ALU operation         Fixed point arithmetic         <ul> <li>-ACCA(16 bits) → ACCA(16 bits)</li> </ul> </li> <li>A two's complement of ACCA is stored in the ACCA.         <ul> <li>An overflow occurs when the contents of ACCA is \$8000 before this instruction is executed.</li> </ul> </li> <li>Operand         <ul> <li>For details of operand, see 5.2.1 'Operand ⓒ'.</li> <li>In 'Operand ⓒ', "ACC" means ACCA.</li> </ul> </li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 0 0 0 0 1 1 0 1
CCR OVFP	CCR C: Set if ACCA is \$0000 before instruction execution; cleared otherwise.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is \$0000 after instruction execution.
	OVFP Overflow protection is controlled by the status of OVFP bit.  O: no overflow protection 1: overflow protection

Assembler syntax	[ <label>] <math>\triangle NEGA\triangle &lt; operand                                    </math></label>
Example	$ \begin{array}{c} \text{NEGA} \triangle \stackrel{\text{EE}}{=} , \underbrace{0,00}{\boxed{3}} \end{array} $
Operation	<ul> <li>◆ ALU operation         Fixed point arithmetic         <ul> <li>-ACCA(16 bits) → ACCA(16 bits)</li> </ul> </li> <li>A two's complement of ACCA is stored in the ACCA.         <ul> <li>An overflow occurs when the contents of ACCA is \$8000 before this instruction is executed.</li> </ul> </li> <li>Operand         <ul> <li>For details of operand, see 5.2.1 'Operand ① '.</li></ul></li></ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0
CCR	CCR C: Set if ACCA is \$0000 before instruction execution; cleared otherwise.
OVFP	cleared otherwise.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is \$0000 after instruction execution.
	OVFP Overflow protection is controlled by the status of OVFP bit.  0: no overflow protection 1: overflow protection.

# **NEGB**

Assembler syntax	[ <label>] △NEGB△ <operand ⓒ="">[△ <comment>]</comment></operand></label>
Example	NEGB $\triangle \stackrel{\text{EE}}{=}$ , $\frac{\text{XG}(1,3)}{3}$ , $\frac{\text{RA}}{4}$
Operation	<ul> <li>ALU operation         Fixed point arithmetic         <ul> <li>-ACCB(16 bits) → ACCB(16 bits)</li> </ul> </li> <li>A two's complement of ACCB is stored in the ACCB.         <ul> <li>An overflow occurs when the content of ACCB is \$8000 before this instruction is executed.</li> </ul> </li> <li>Operand         <ul> <li>For details of operand, see 5.2.1 'Operand ©'. In 'Operand ©', "ACC" means ACCB.</li> </ul> </li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  O 1 0 0 0 0 1 1 1 1
CCR OVFP	CCR C: Set if ACCB is \$0000 before instruction execution; cleared otherwise.  N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is \$0000 after instruction execution.
	OVFP Overflow protection is controlled by the status of OVFP bit. O: no overflow protection 1: overflow protection

Assembler syntax	[ <label>] <math>\triangle NEGB \triangle &lt; operand                                    </math></label>
Example	$ NEGB \triangle A \over 2, \frac{2,14}{3} $
Operation	<ul> <li>ALU operation         Fixed point arithmetic         <ul> <li>-ACCB(16 bits) → ACCB(16 bits)</li> </ul> </li> <li>A two's complement of ACCB is stored in the ACCB.</li> <li>An overflow occurs when the contents of ACCB is \$8000 before the instruction is executed.</li> <li>Operand</li> </ul>
	For details of operand, see 5.2.1 'Operand (D)'. In 'Operand (D)', "ACC" means ACCB.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 0 0 0 1 1 1 1 0 0 0
CCR	CCR C: Set if ACCB is \$0000 before instruction execution; cleared otherwise.
OVFP	N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is \$0000 after instruction execution.  OVFP Overflow protection is controlled by the status of OVFP bit.  O: no overflow protection 1: overflow protection

# INCA

Assembler syntax	[ $\langle label \rangle$ ] $\triangle INCA \triangle \langle operand \bigcirc \rangle [\triangle \langle comment \rangle]$
Example	$INCA \triangleq \frac{EE}{2}, \frac{XY(0,0)}{3}, \frac{RA}{4}$
Operation	<ul> <li>ALU operation         Fixed point arithmetic</li></ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 0 0 1 0 0 1 0 1 0 1 0 1
CCR OVFP	CCR C: Set if ACCA is \$FFFF before instruction execution; cleared otherwise.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is \$FFFF after instruction execution.

Assembler syntax	[ <label>] <math>\triangle</math>INCA<math>\triangle</math> <operand <math="">\textcircled{D} &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	INCA $\triangleq \frac{\text{EE}}{2}, \frac{0.00}{3}$
Operation	<ul> <li>ALU operation Increment based on fixed point arithmetic</li> <li>(ACCA)+1 → ACCA (16 bits)</li> <li>The contents of ACCA is dealt in the binary representation. The value of the exponent is undefined.</li> <li>Operand For details of operand, see 5.2.1 'Operand ''. In 'Operand ''. "ACC" means ACCA.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 0 0 1 0 0 1 0 0 0 0
CCR OVFP	CCR C: Set if ACCA is \$FFFF before instruction execution; cleared otherwise.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is \$FFFF after instruction execution.

# **INCB**

Assembler syntax	[ <label>] \( \Delta\text{INCB} \( \Delta\text{operand} \( \mathbb{C} \) &gt; [\( \Delta\text{ <comment}> ] \)</comment}></label>
Example	$INCB \triangle \underbrace{EE}_{2}, \underbrace{XY(0,0)}_{3}, \underbrace{RA}_{4}$
Operation	<ul> <li>ALU operation Increment based on fixed point arithmetic</li> <li>(ACCB)+1 → ACCB (16 bits)</li> <li>The contents of ACCB is dealt in the binary representation. The value of the exponent is undefined.</li> <li>Operand For details of operand, see 5.2.1 'Operand ⓒ'. In 'Operand ⓒ', "ACC" means ACCB.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 0 0 1 0 0 1 1 1 1 1 Selects  ACC/  DREG  Write  Selects memory Increments output X·Y/X·G RAM/ROM pointer
CCR OVFP	CCR C: Set if ACCB is \$FFFF before instruction execution; cleared otherwise.  N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is \$FFFF after instruction execution.

Assembler syntax	[ <label>] <math>\triangle</math>INCB<math>\triangle</math> <operand <math="">\bigcirc &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	$INCB \triangle \frac{EE}{2}, \frac{0,00}{3}$
Operation	<ul> <li>◆ ALU operation         Increment based on fixed point arithmetic         (ACCB)+1 → ACCB         (16 bits) (16 bits)         The contents of ACCB is dealt in the binary representation.         The value of the exponent is undefined.         Operand         For details of operand, see 5.2.1 'Operand ① '.         In 'Operand ① ', "ACC" means ACCB.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 0 0 1 0 0 1 1 0 0 0   1 0 0 0   1 0 0 0    ACC/ (Page) (Pointer)  DREG Write direct address
CCR OVFP	CCR C: Set if ACCB is \$FFFF before instruction execution; cleared otherwise.  N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is \$FFFF after instruction execution.

# DECA

Assembler syntax	[ <label>] \( \DECA\Lambda \) <pre> <pre> (C) &gt; [\( \Delta \) <pre> <pre> <pre> <pre></pre></pre></pre></pre></pre></pre></label>
Example	$DECA \triangleq \underbrace{EE}_{\textcircled{2}}, \underbrace{XY(0,0)}_{\textcircled{3}}, \underbrace{RA}_{\textcircled{4}}$
Operation	<ul> <li>ALU operation         Decrement based on fixed point arithmetic         (ACCA)-1 → ACCA         (16 bits) (16 bits)         The contents of ACCA is dealt in the binary representation.         The value of the exponent is undefined.         Operand         For details of operand, see 5.2.1 'Operand ⓒ'.         In 'Operand ⓒ', "ACC" means ACCA.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 1 1 1 0 0 1 0 1
CCR OVFP	CCR C: Set if ACCA is not \$0000 before instruction execution; cleared otherwise.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is \$0000 after instruction execution.


Assembler syntax	[ $\langle label \rangle$ ] $\triangle DECA \triangle \langle operand \bigcirc D \rangle [ \triangle \langle comment \rangle ]$
Example	$DECA \triangleq \frac{EE}{2}, \frac{0,00}{3}$
Operation	<ul> <li>◆ ALU operation         Decrement based on fixed point arithmetic</li></ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 1 1 1 0 0 1 0 0 0
CCR OVFP	CCR C: Set if ACCA is not \$0000 before instruction execution; cleared otherwise.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is \$0000 after instruction execution.


# **DECB**

[ <label>] <math>\triangle DECB \triangle &lt; operand                                    </math></label>
$DECB \triangleq \underbrace{EE}_{2}, \underbrace{XY(0,0)}_{3}, \underbrace{RA}_{4}$
<ul> <li>◆ ALU operation         Decrement based on fixed point arithmetic         <pre>(ACCB)-1 → ACCB (16 bits) (16 bits)</pre>         The contents of ACCB is dealt in the binary representation.             The value of the exponent is undefined.         </li> <li>◆ Operand             For details of operand, see 5.2.1 'Operand ⓒ'.             In 'Operand ⓒ', "ACC" means ACCB.</li> </ul>
21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  O O I I I I O O I I I I O O I I I O O I I I O O O I I I O


Assembler syntax	[ <label>] \( \DECB\( \DECB\( \DECB\) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \\ \ \ \) \( \DECB\( \DECB\) \( \DECB\( \DECB\) \\ \)</label>
Example	$DECB \triangle \underbrace{EE}_{2}, \underbrace{0,00}_{3}$
Operation	<ul> <li>◆ ALU operation         Decrement based on fixed point arithmetic         (ACCB)-1 → ACCB         (16 bits) (16 bits)         (16 bits)         (16 bits)         (16 bits)  The contents of ACCB is dealt in the binary representation.         The value of the exponent is undefined.          • Operand         For details of operand, see 5.2.1 'Operand ① '.         In 'Operand ① ', "ACC" means ACCB.</li> </ul>
Instruction	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
code	ACC/ (Page) (Pointer)  DREG direct address  Write
CCR OVFP	CCR C: Set if ACCB is not \$0000 before instruction execution; cleared otherwise.  N: Set if ACCB is negative after instruction execution.  Z: Set if ACCB is \$0000 after instruction execution.


### **SRA**







#### **SRB**







### SLA






### **SLB**





#### FI TA




Assembler syntax	[<1abel>] $\Delta$ FLTA $\Delta$ <operand <math="">\bigcirc &gt;[<math>\Delta</math> <comment>]</comment></operand>
Example	$FLTA \triangleq \frac{EE}{@}, \frac{6,30}{@}$
Operation	<ul> <li>ALU operation         Transformation of data representation         (fixed point → floating point)</li> <li>ACCA(16 bits, fixed point) → ACCA(20 bits, floating point)</li> <li>This instruction transforms the fixed point data in ACCA to the floating point data, using an exponent part (4 bits) of Y-Bus output data (16 bits) specified by operand as a scaling constant.</li> <li>Fixed point data (16 bits) Scaling constant (Y-Bus data)         15</li></ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0
CCR OVFP	CCR C: 0 N: Set if ACCA is negative. Z: Set if ACCA is \$0000.

# **FLTB**

Assembler syntax	[ <label>] <math>\triangle</math>FLTB<math>\triangle</math> <operand <math="">\bigcirc &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	$FLTB \triangle \frac{EE}{2}, \frac{XY(1,6)}{3}, \frac{RA}{4}$
Operation	ALU operation Transformation of data representation (fixed point → floating point)  ACCB(16 bits, fixed point) → ACCB(20 bits, floating point)  This instruction transforms the fixed point data in ACCB to the floating point data, using an exponent part (4 bits) of Y-Bus output data (16 bits) specified by operand as a scaling constant.  Fixed point data (16 bits) Scaling constant (Y-Bus data)  Fixed point data (16 bits) Scaling constant (Y-Bus data)  ACCB  ROM RAM GR ALU*  * with normalization  ACCB  # with normalization  15 03 0  ACCB  Mant. exp.  Floating point data (20 bits)  (note) A mantissa (12 bits) of Y-Bus data can be any value.  Operand For details of operand, see 5.2.1 'Operand ©'.  In 'Operand ©', "ACC" means ACCB.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 1 1 1 0 1 0 1
CCR OVFP	CCR C: 0 N: Set if ACCB is negative. Z: Set if ACCB is \$0000.

Assembler syntax	[ <label>] <math>\Delta</math>FLTB<math>\Delta</math> <operand <math="">\bigcirc &gt;[<math>\Delta</math> <comment>]</comment></operand></label>
Example	FLTB△ <u>EE</u> , <u>1, 44</u> ② ③
Operation	<ul> <li>ALU operation         Transformation of data representation         (fixed point → floating point)</li> <li>ACCB(16 bits, fixed point) → ACCB(20 bits, floating point)</li> <li>This instruction transforms the fixed point data in ACCB to the floating point data, using an exponent part (4 bits) of Y-Bus output data (16 bits) specified by operand as a scaling constant.          Fixed point data (16 bits) Scaling constant (Y-Bus data)</li></ul>
	For details of operand, see 5.2.1 'Operand (D)'. In 'Operand (D)', "ACC" means ACCB.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 1 1 0 1 0 1 0 0
CCR OVFP	CCR C: 0 N: Set if ACCB is negative. Z: Set if ACCB is \$0000.


#### FIXA



Assembler syntax	[ <label>] ∆FIXA∆ <operand d="">[∆ <comment>]</comment></operand></label>
Example	$FIXA \triangle \underline{EE}, \underline{6,30}$ $\boxed{3}$
Operation	ALU operation  Transformation of data representation (floating point → fixed point)  ACCA(20 bits, floating point) → ACCA(16 bits, fixed point)  This instruction transforms the floating point data in ACCA to the fixed point data using an exponent part (4 bits) of Y-Bus output data (16 bits) specified by operand as a scaling constant.  Floating point data (20 bits) Scaling constant (Y-Bus data)  15 03 0 RM S000 1  ACCA mant. exp. RAM S000 1  Fixed point data (16 bits)  (note) A mantissa (12 bits) of Y-Bus data must be all '0'.  If an overflow occurs, the mantissa is fixed to positive/negative maximum value.  o Example (Shift arithmetic n bit)  FLTA EE,7,0; FIX→FLOAT FIX Address Data 7,0 S0000 7,1 S0000 7,1 S0000 7,1 S0000 7,1 S0000 Toperand  Shift right n bit (n=-8∿+7)  In this example, take care of overflow protection.  Operand For details of operand, see 5.2.1 'Operand ①'.  In 'Operand ①', "ACC' means ACCA.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0
CCR OVFP	CCR C: 0 N: Set if ACCA is negative after instruction execution. Z: Set if ACCA is \$0000 after instruction execution.

# **FIXB**

Assembler syntax	[ <label>] <math>\Delta</math>FIXB<math>\Delta</math> <operand <math="">\bigcirc &gt;[<math>\Delta</math> <comment>]</comment></operand></label>
Example	$FIXB \triangle \underbrace{EE}_{?}, \underbrace{XY(2,7)}_{?}, \underbrace{RA}_{\checkmark}$
Operation	. ALU operation  Transformation of data representation (floating point → fixed point)  ACCB(20 bits, floating point) → ACCB(16 bits, fixed point)  This instruction transforms the floating point data in ACCB to the fixed point data using an exponent part (4 bits) of Y-Bus output data (16 bits) specified by operand as a scaling constant.  Floating point data (16 bits) Scaling constant (Y-Bus data)  15 03 0 ROM \$000 & ACCB Mant. exp.  ACCB Mant. exp. RAM \$000 & ACCB Mant. exp. Bits.  Fixed point data (16 bits)
	(note) A mantissa (12 bits) of Y-Bus data must be all '0'.  If an overflow occurs, the mantissa is fixed to positive/negative maximum value.
	For details of operand, see 5.2.1 'Operand $\bigcirc$ '. In 'Operand $\bigcirc$ ', "ACC" means ACCB.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 0 0 1 0 0 1 0 1 1 1 1 Selects  ACC/  DREG  Write  Selects memory  output X·Y/X·G  RAM/ROM  pointer
CCR OVFP	CCR C: 0 N: Set if ACCB is negative after instruction execution. Z: Set if ACCB is \$0000 after instruction execution.



### **FCLRA**

Assembler syntax	[ <label>] <math>\triangle</math>FCLRA<math>\triangle</math> <operand <math="">\bigcirc &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	$FCLRA \triangle \xrightarrow{\text{EE}}, \underbrace{XY(2,7)}_{\textcircled{3}}, \underbrace{RA}_{\textcircled{4}}$
Operation	● ALU operation Floating point arithmetic
	Mantissa \$0000 → ACCA (16 bits)
	Exponent \$8 → ACCA ( 4 bits)
	This instruction clears ACCA. $\therefore$ ACCA = 0.0 x 2 <sup>-8</sup>
	● Operand For details of operand, see 5.2.1 'Operand C'. In 'Operand C', "ACC" means ACCA.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 1 0 1 0 0 0 1 1
CCR	CCR C: Not affected.
OVFP	N: 0 Z: 1

Assembler syntax	[ <label>] <math>\Delta</math>FCLRA<math>\Delta</math> <operand <math="">\bigcirc &gt;[<math>\Delta</math> <comment>]</comment></operand></label>
Example	$FCLRA \triangle \xrightarrow{EE}, \underbrace{0,00}_{\textcircled{3}}$
Operation	ALU operation     Floating point arithmetic
	Mantissa \$0000 → ACCA (16 bits)
	Exponent \$8 \rightarrow ACCA ( 4 bits)
	This instruction clears ACCA. ∴ ACCA=0.0 x 2 <sup>-8</sup> Operand For details of operand, see 5.2.1 'Operand D'. In 'Operand D', "ACC" means ACCA.
Instruction	
code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0
CCR OVFP	CCR C: Not affected. N: 0 Z: 1

### **FCLRB**

Assembler syntax	[ <label>] <math>\triangle</math>FCLRB<math>\triangle</math> <operand <math="">\bigcirc &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	$FCLRB \triangle \xrightarrow{EE}, \xrightarrow{XY(2,7)}, \xrightarrow{RA} \\ \textcircled{3} \xrightarrow{\textcircled{4}}$
Operation	<ul> <li>ALU operation         Floating point arithmetic         Mantissa \$0000 → ACCB (16 bits)         Exponent \$8 → ACCB (4 bits)</li> <li>This instruction clears ACCB. ∴ ACCB=0.0 x 2<sup>-8</sup></li> <li>Operand         For details of operand, see 5.2.1 'Operand ⓒ'.         In 'Operand ⓒ', "ACC" means ACCB.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 0 1 0 1 0 1 1
CCR OVFP	CCR C: Not affected. N: 0 Z: 1

Assembler syntax	[ <label>] △FCLRB△ <operand (d)="">[△ <comment>]</comment></operand></label>
Example	$FCLRB \triangle  \frac{EE}{2}, \frac{0,00}{3}$
Operation	ALU operation     Floating point arithmetic
	Mantissa \$0000 → ACCB (16 bits)
	Exponent \$8 → ACCB ( 4 bits)
	This instruction clears ACCB. ∴ ACCB = 0.0 x 2 <sup>-8</sup> • Operand For details of operand, see 5.2.1 'Operand D'. In 'Operand D', "ACC" means ACCB.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 0 1 0 0 1 0 0   ACC/ (Page) (Pointer)  DREG direct address
CCR	CCR C: Not affected. N: 0 Z: 1

### **CLRA**

Assembler syntax	[ <label>] \( \Delta CLRA\( \Delta \) <pre> ( \De</pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></label>
Example	$CLRA \triangleq \frac{EE}{\textcircled{2}}, \underbrace{XY(2,7)}_{\textcircled{3}}, \underbrace{RA}_{\textcircled{4}}$
Operation	<ul> <li>ALU operation         Fixed point arithmetic         \$0000 → ACCA (16 bits)          This instruction clears ACCA. An exponent (4 bits) of the floating point data is undefined.         Operand         For details of operand, see 5.2.1 'Operand ⓒ'.         In 'Operand ⓒ', "ACC" means ACCA.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 0 1 0 1 0 1 1
CCR OVFP	CCR C: Not affected. N: 0 Z: 1

Assembler syntax	[ <label>] \( \Delta CLRA \( \Delta \) operand \( \Delta \) \( \Delta \</label>
Example	$CLRA \triangleq \underbrace{EE}_{2}, \underbrace{0,00}_{3}$
Operation	<ul> <li>◆ ALU operation Fixed point arithmetic</li> <li>\$0000 → ACCA (16 bits)</li> <li>This instruction clears ACCA. An exponent (4 bits) of the floating point data is undefined.</li> <li>◆ Operand For details of operand, see 5.2.1 'Operand ①'. In 'Operand ①', "ACC" means ACCA.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 0 1 0 1 0 0 0
CCR OVFP	CCR C: Not affected. N: 0 Z: 1

# **CLRB**

Assembler syntax	[ <label>] <math>\triangle</math>CLRB<math>\triangle</math> <operand <math="">\bigcirc &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	$CLRB \triangle \underbrace{EE}_{\widehat{\mathcal{Q}}}, \underbrace{XY(2,7)}_{\widehat{\mathfrak{A}}}, \underbrace{RA}_{\widehat{\mathfrak{A}}}$
Operation	<ul> <li>ALU operation         Fixed point arithmetic         \$0000 → ACCB (16 bits)         This instruction clears ACCB. An exponent (4 bits) of the floating point data is undefined.     </li> <li>Operand         For details of operand, see 5.2.1 'Operand ©'.         In 'Operand ©', "ACC" means ACCB.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 1 0 1 0 1 1 1 1
CCR OVFP	CCR C: Not affected. N: 0 Z: 1

Assembler	[ <label>] ∆CLRB∆ <operand d="">[∆ <comment>]</comment></operand></label>
syntax	[ \label > ] ModRBA \operand \
Example	CLRB $\triangle = \frac{\text{EE}}{2}, \frac{0,00}{3}$
Operation	<ul> <li>ALU operation         Fixed point arithmetic         \$0000 → ACCB (16 bits)         This instruction clears ACCB. An exponent (4 bits) of the floating point data is undefined.         Operand         For details of operand, see 5.2.1 'Operand'D'.         In 'Operand D', "ACC" means ACCB.</li> </ul>
·	
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 1 0 1 0 1 1
CCR OVFP	CCR C: Not affected. N: 0 Z: 1

# **FNOPA**

Assembler syntax	[ <label>] <math>\triangle FNOPA \triangle &lt; operand                                    </math></label>
Example	$FNOPA \triangleq \frac{A}{2}, \frac{XY(0, 1)}{3}, \frac{RA + 4}{4}$
Operation	● ALU operation Floating point arithmetic  No operation is performed in the ALU. A read and write to the data ROM/RAM and multiplier input are performed in the floating point representation. ACCA is not affected.  ● Operand For details of operand, see 5.2.1 'Operand ⓒ'. In 'Operand ⓒ', "ACC" means ACCA.
Instruction code  CCR  OVFP	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 1 0 0 1 0 0 1 1

Assembler syntax	[ <label>] <math>\triangle FNOPA \triangle &lt; operand                                    </math></label>
Example	$FNOPA \triangle \frac{A}{2}, \frac{2, 40}{3}$
Operation	<ul> <li>ALU operation     Floating point arithmetic  No operation is performed in the ALU. A read and write to the data ROM/RAM and multiplier input are performed in the floating point representation. ACCA is not affected.</li> <li>Operand     For details of operand, see 5.2.1 'Operand D'.     In 'Operand D', "ACC" means ACCA.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0
CCR OVFP	CCR C: N: not affected Z:

# **FNOPB**

Assembler syntax	[ <label>] ∆FNOPB∆ <operand ⓒ="">[∆ <comment>]</comment></operand></label>
Example	FNOPB $\triangle \stackrel{A}{\underline{a}}$ , $\frac{XY(0,1)}{\underline{3}}$ , $\frac{RA}{\underline{4}}$
Operation	● ALU operation Floating point arithmetic  No operation is performed in the ALU. A read and write to the data ROM/RAM and multiplier input are performed in the floating point representation. ACCB is not affected.  ● Operand For details of operand, see 5.2.1 'Operand ⓒ'. In 'Operand ⓒ', "ACC" means ACCB.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 1 0 0 1 0 1 0 1 1
CCR OVFP	CCR C: N: N: Z:

Assembler syntax	[ <label>] <math>\triangle FNOPB\triangle</math> <operand <math="">\textcircled{D} &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	FNOPB $\triangle \stackrel{A}{@}$ , $\stackrel{3}{@}$ , $\stackrel{40}{@}$
Operation	ALU operation     Floating point arithmetic
	No operation is performed in the ALU. A read and write to the data ROM/RAM and multiplier input are performed in the floating point representation. ACCB is not affected.
	$\bullet$ Operand For details of operand, see 5.2.1 'Operand $\textcircled{D}$ '. In 'Operand $\textcircled{D}$ ', "ACC" means ACCB.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 1 0 0 1 0 1 0 0
CCR OVFP	CCR C: N: not affected Z:

### NOPA

Assembler syntax	[ <label>] <math>\triangle</math>NOPA<math>\triangle</math> <operand <math="">\bigcirc &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	$NOPA \triangle \frac{D}{2}, \frac{XY(0,0)}{3}, \frac{RA+}{4}$
Operation	<ul> <li>◆ ALU operation     Fixed point arithmetic</li> <li>No operation is performed in the ALU. A read and write to the data ROM/RAM and multiplier input are performed in the fixed point representation. ACCA is not affected.</li> <li>◆ Operand     For details of operand, see 5.2.1 'Operand ⓒ'.     In 'Operand ⓒ', "ACC" means ACCA.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 0 0 1 1 0 1 Selects  ACC/  DREG  Write  Selects memory output X·Y/X·G
CCR OVFP	CCR C: N: not affected Z:

Assembler syntax	[ <label>] △NOPA△ <operand d=""> [△ <comment>]</comment></operand></label>
Example	$NOPA \triangleq \frac{A}{2}, \frac{2, 39}{3}$
Operation	<ul> <li>◆ ALU operation     Fixed point arithmetic </li> <li>No operation is performed in the ALU. A read and write to the data ROM/RAM and multiplier input are performed in the fixed point representation. ACCA is not affected.</li> <li>◆ Operand     For details of operand, see 5.2.1 'Operand D'.     In 'Operand D', "ACC" means ACCA.</li> </ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 1 0 0 1 1 0 0 0 0   ACC/ (Page) (Pointer)  DREG direct address  Write
CCR OVFP	CCR C: N: not affected Z:

### **NOPB**

Assembler syntax	[ <label>] △NOPB△ <operand ⓒ="">[△ <comment>]</comment></operand></label>
Example	$NOPB \triangle \frac{EE}{2}, \frac{XG(1,3)}{3}, \frac{RA}{4}$
Operation	<ul> <li>◆ ALU operation     Fixed point arithmetic</li> <li>No operation is performed in the ALU. A read and write to the data ROM/RAM and multiplier input are performed in the fixed point representation. ACCB is not affected.</li> <li>◆ Operand     For details of operand, see 5.2.1 'Operand ⓒ'.     In 'Operand ⓒ', "ACC" means ACCB.</li> </ul>
Instruction code  CCR  OVFP	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 0 0 1 1 1 1 1

Assembler syntax	[ <label>] <math>\triangle</math>NOPB<math>\triangle</math> <operand <math="">\bigcirc &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	$ \begin{array}{c} \text{NOPB} \triangle \underline{A}, \underline{1, 44} \\ \hline{@} \end{array} $
Operation	<ul> <li>ALU operation     Fixed point arithmetic</li> <li>No operation is performed in the ALU. A read and write to the data ROM/RAM and multiplier input are performed in the fixed point representation. ACCB is not affected.</li> <li>Operand     For details of operand, see 5.2.1 'Operand (D)'.</li> </ul>
	In 'Operand (D)', "ACC" means ACCB.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 1 0 0 1 1 1 0 0 0
CCR OVFP	CCR C: N: N: Z:

# **FSGYA**

Assembler syntax	[ <label>] \( \Delta FSGYA\Lambda \) <pre><pre><pre><pre>(C) &gt; [\Lambda \) <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></label>
Example	$FSGYA \triangle \xrightarrow{\text{EE}}, \frac{XG(1,3)}{3}, \frac{RA}{4}$
Operation	<pre> ALU operation Floating point arithmetic  ACCA → ACCA</pre>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 1 0 0 1 0 0 1
	ACC/ X-Page Y-Page RA/RB DREG Selects memory Increments output X-Y/X-G RAM/ROM pointer
CCR OVFP	CCR C: Set if sign ACCA\u00e4sign Y and a mantissa of the ACCA is \u00e40000 before instruction execution; cleared otherwise.  N: Set if ACCA is negative after instruction execution.  Z: Set if a mantissa of ACCA is \u00e40000 after instruction execution.  OVFP OVFP bit of the CTR must be set to 1 beforehand.
	OVFP OVFP bit of the CTR must be set to 1 beforehand.

Assembler syntax	[ <label>] <math>\Delta</math>FSGYA<math>\Delta</math> <operand <math="">\bigcirc &gt;[<math>\Delta</math> <comment>]</comment></operand></label>
Example	$FSGY \triangle \frac{A}{2}, \frac{2}{3}, \frac{14}{3}$
Operation	● ALU operation Floating point arithmetic
	ACCA → ACCA If sign ACCA=sign Y (20bits) (20bits)
	-ACCA → ACCA If sign ACCA\sign Y (20bits) (20bits)
	<pre>If sign bit value of data on the operand (3) memory location   (Y-Bus output data) equals that of ACCA, the ACCA is not   affected. Otherwise, -ACCA → ACCA.</pre> Operand For details of operand, see 5.2.1 'Operand (D) '. In 'Operand (D) ', "ACC" means ACCA.
Instruction	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0
	DREG direct address Write
CCR OVFP	CCR C: Set if sign ACCA\sign Y and a mantissa of the ACCA is \\$0000 before instruction execution; cleared otherwise.  N: Set if ACCA is negative after instruction execution.  Z: Set if a mantissa of ACCA is \\$0000 after instruction execution.
·	OVFP OVFP bit of the CTR must be set to 1 beforehand.

### **FSGYB**

Assembler syntax	[<1abel>] ΔFSGYBΔ <operand (c)="">[Δ <comment>]</comment></operand>
Example	$FSGYB \triangle \xrightarrow{\text{EE}}, \xrightarrow{XG(1,3)}, \xrightarrow{RA} \xrightarrow{\textcircled{4}}$
Operation	<ul> <li>ALU operation         Floating point arithmetic         ACCB</li></ul>
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 1 0 0 1 0 1 1 1
CCR OVFP	CCR C: Set if sign ACCB\sign Y and a mantissa of the ACCB is \$0000 before instruction execution; cleared otherwise.  N: Set if ACCB is negative after instruction execution.  Z: Set if a mantissa of ACCB is \$0000 after instruction execution.  OVFP OVFP bit of the CTR must be set to 1 beforehand.

Assembler syntax	[ <label>] <math>\triangle FSGYB\triangle</math> <pre> <pre></pre></pre></label>
Example	$FSGYB \triangle \frac{A}{2}, \frac{2, 14}{3}$
Operation	● ALU operation Floating point arithmetic  ACCB → ACCB   If sign ACCB=sign Y (20bits) (20bits)  -ACCB → ACCB   If sign ACCB\*sign Y (20bits) (20bits)  If sign bit value of data on the operand ③ memory location (Y-Bus output data) equals that of ACCB, the ACCB is not affected. Otherwise, -ACCB → ACCB.  Operand For details of operand, see 5.2.1 'Operand ⑩ '. In 'Operand ⑩ ', "ACC" means ACCB.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 1 0 0 1 0 1 0 0
CCR OVFP	CCR C: Set if sign ACCB*sign Y and a mantissa of the ACCB is \$0000 before instruction execution; cleared otherwise.  N: Set if ACCB is negative after instruction execution.  Z: Set if a mantissa of ACCB is \$0000 after instruction execution.  OVFP OVFP bit of the CTR must be set to 1 beforehand.

### **SGYA**

Assembler syntax	[ <label>] <math>\triangle</math>SGYA<math>\triangle</math> <operand <math="">\bigcirc &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
Operation	ALU operation Fixed point arithmetic  ACCA → ACCA
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 1 1 0 0 1 1 0 1 Selects  ACC/  DREG  Write Selects memory output X·Y/X·G RAM/ROM
CCR OVFP	CCR C: Set if sign ACCA\sign Y and the ACCA is \\$0000 before instruction execution; cleared otherwise.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is \\$0000 after instruction execution.  OVFP Overflow protection is controlled by the status of OVFP bit.  0: no overflow protection 1: overflow protection

Assembler syntax	[ <label>] <math>\triangle</math>SGYA<math>\triangle</math> <operand <math="">\bigcirc &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	$SGYA \triangle \frac{A}{2}, \frac{2, 14}{3}$
Operation	ALU operation Fixed point arithmetic  ACCA → ACCA (16bits) (16bits)  -ACCA → ACCA If sign ACCA*sign Y (16bits) (16bits)  If sign bit value of data on the operand ③ memory location (Y-Bus output data) equals that of ACCA, the ACCA is not affected. Otherwise, -ACCA → ACCA.  Operand For details of operand, see 5.2.1 'Operand ⑩'. In 'Operand ⑩', "ACC" means ACCA.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 1 0 0 1 1 0 0 0 (Page) (Pointer)  DREG direct address  Write
CCR OVFP	CCR C: Set if sign ACCA sign Y and the ACCA is \$0000 before instruction execution; cleared otherwise.  N: Set if ACCA is negative after instruction execution.  Z: Set if ACCA is \$0000 after instruction execution.  OVFP Overflow protection is controlled by the status of OVFP bit.  O: no overflow protection 1: overflow protection

# **SGYB**

Assembler syntax	[<1abel>] $\triangle$ SGYB $\triangle$ <operand <math="">\bigcirc&gt;[<math>\triangle</math> <comment>]</comment></operand>
Example	$\begin{array}{c} \text{SGYB} \triangle \ \underline{\text{EE}} \ , \underline{\text{XG} (1 \ , 3)} \ , \underline{\text{RA}} \\ \hline \textcircled{3} \ & \hline \textcircled{4} \end{array}$
Operation	ALU operation     Fixed point arithmetic
	ACCB → ACCB If sign ACCB=sign Y (16bits)
	-ACCB → ACCB If sign ACCB\sign Y (16bits)
	If sign bit value of Y-Bus output data specified in operand equals that of ACCB, the ACCB is not affected. Otherwise, -ACCB → ACCB.
	● Operand For details of operand, see 5.2.1 'Operand ⓒ'. In 'Operand ⓒ', "ACC" means ACCB.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 1 0 0 1 1 1 1 1 1
	DREG Write Selects memory Increments output X·Y/X·G RAM/ROM pointer
CCR	CCR C: Set if sign ACCB\(\pm\)sign Y and the ACCB is \(\pm\)0000 before instruction execution; cleared otherwise.
OVFP	N: Set if ACCB is negative after instruction execution. Z: Set if ACCB is \$0000 after instruction execution.
	OVFP Overflow protection is controlled by the status of OVFP bit.  0: no overflow protection 1: overflow protection

Assembler syntax	[ <label>] <math>\triangle</math>SGYB<math>\triangle</math> <operand <math="">\bigcirc &gt;[<math>\triangle</math> <comment>]</comment></operand></label>
Example	$SGYB \triangleq \frac{A}{2}, \frac{2}{3}, \frac{14}{3}$
Operation	● ALU operation Fixed point arithmetic
	ACCB → ACCB If sign ACCB=sign Y (16 bits) (16bits)
	-ACCB → ACCB If sign ACCB\sign Y (16bits) (16bits)
	If sign bit value of data on the operand ③ memory location (Y-Bus output data) equals that of ACCB, the ACCB is not affected. Otherwise, -ACCB → ACCB.
	● Operand For details of operand, see 5.2.1 'Operand D'. In 'Operand D', "ACC" means ACCB.
,	-
·	
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  0 1 1 1 0 0 1 1 1 0 0 0
	DREG direct address
CCR	CCR C: Set if sign ACCB\sign Y and the ACCB is \\$0000 before instruction execution; cleared otherwise.
OVFP	N: Set if ACCB is negative after instruction execution. Z: Set if ACCB is \$0000 after instruction execution.
	OVFP Overflow protection is controlled by the status of OVFP bit. O: no overflow protection 1: overflow protection

# LIA

Assembler syntax	[ <label>] \( \Delta \text{LIA} \( \text{constant} \) [\( \Delta \text{ comment} \)]</label>
Example	LIA Δ30
Operation	The constant value (16 bits) is stored in ACCA. Immediate data must be used for a constant.
	Immediate data (16 bits))  undefined  15 0 3 0  ACCA mantissa exponent
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 0 0 0 0 0 0 Immediate data
CCR	CCR C: Not affected. N: Set if ACCA is negative. Z: Set if ACCA is 0.


# LIB

Assembler syntax	[ <label>] \( \Delta \Lib \Lib \land \constant \) [\( \Delta \constant \constant \)]</label>
Example	LIB Δ\$01FA+2
Operation	The constant value (16 bits) is stored in ACCB. Immediate data must be used for a constant.
	Immediate data (16 bits)
	undefined
	ACCB 0 3 0 mantissa exponent
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	OP code Immediate data
CCR	CCR C: Not affected. N: Set if ACCB is negative. Z: Set if ACCB is 0.

### LIRA

Assembler syntax	[<1abel>] $\triangle$ LIRA $\triangle$ <constant> [<math>\triangle</math> <comment>]</comment></constant>
Example	LIRA Δ29
Operation	The constant value (6 bits) is transferred to the RAM pointer A. Immediate data must be used for a constant.
	Immediate data (6 bits) The value is selectable from 0 to 63.
	RAM pointer A LSBDecimal point
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: Not affected. Z:


### **LIRB**



### **LIRO**

Assembler syntax	[ <label>] \( \Delta LIRO \Lambda \) <comment>]</comment></label>
Example	LIRO Δ13
Operation	The constant value (6 bits) is transferred to the ROM pointer. Immediate data must be used for a constant.
	Immediate data (6 bits) The value is selectable from 0 to 63.
	ROM pointer
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0  OP code Immediate data
CCR	CCR C: N: N: Z: Not affected.

### LIRC



# JCS

Assembler syntax	[ <label>] ∆JCS∆ <constant> [∆ <comment>]</comment></constant></label>
Example	JCS A LABL1
Operation	This instruction produces a jump if a carry flag of the CCR is set.  ① : label or address of the destination (address=0 ∿ 486)  Even if an interrupt is requested under a jump condition, it is not accepted before the next instruction is completely executed. (Interrupt wait state)
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: } Not affected. Z:

# **JNS**

[ <label>] ∆JNS∆ <constant> [∆ <comment>]</comment></constant></label>
JNS \( \Delta \frac{\text{LABL2}}{(1)} \)
This instruction produces a jump if a negative flag of the CCR is set. $ \widehat{ \mathbb D} :$ label or address of the destination (address=0 $\circ$ 486)
Even if an interrupt is requested under a jump condition, it is not accepted before the next instruction is completely executed.  (Interrupt wait state)
21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0
OP code CCR Jump address
CCR C: N: Not affected. Z:

# JZS

Assembler syntax	[ <label>] \( \Delta JZS\( \Delta \) <comment>]</comment></label>
Example	JZS A <u>LABL3</u>
Operation	This instruction produces a jump if a zero flag of the CCR is set. $\textcircled{1}$ : label or address of the destination (address=0 $\sim$ 486) Even if an interrupt is requested under a jump condition, it is not accepted before the next instruction is completely executed. (Interrupt wait state)
Instruction coc :	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: Not affected. Z:

# JSR

Assembler syntax	[ <label>] \( \Delta JSR\( \Delta \) <comment>]</comment></label>
Example	JSR A <u>LABL4</u>
Operation	This instruction produces a jump to subroutine. The contents of the PC is pushed onto the stack and the jump address is transferred to the PC.  Jump address $\rightarrow$ PC (9 bits) $\rightarrow$ STACK 0 $\rightarrow$ STACK 1  1 : label or address of the destination (address=0 $\sim$ 486)  Even if an interrupt is requested during execution of this instruction, it is not accepted before the next instruction is completely executed. (Interrupt wait state)
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: N: Not affected. Z:

# JNZ

Assembler syntax	[ <label>] <math>\triangle JNZ\triangle</math> <constant> [<math>\triangle</math> <comment>]</comment></constant></label>
Example	JNZ A LABL5
Operation	This instruction produces a jump if value in the RC is not 0.
	$(\underline{1})$ : label or address of the destination (address=0 $^{\circ}$ 486)
	Even if an interrupt is requested under a jump condition, it is not accepted before the next instruction is completely executed. (Interrupt wait state)
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0
	OP code CCR Jump address
CCR	CCR C: N: Not affected. Z:

# JNZM

Assembler syntax	[ <label>] <math>\triangle</math>JNZM<math>\triangle</math> <constant> [<math>\triangle</math> <comment>]</comment></constant></label>
Example	JNZM $\triangle$ LABL6 $\widehat{\mathbb{U}}$
Operation	This instruction produces a jump if value in the RC is not 0, and decrements the RC simultaneously.  ① : label or address of the destination (address=0 ∿ 486)  Even if an interrupt is requested under a jump condition, it is not accepted before the next instruction is completely executed. (Interrupt wait state)
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 0 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: N: Not affected. Z:

# JMP

Assembler syntax	[ <label>] ΔJMPΔ <constant> [Δ <comment>]</comment></constant></label>
Example	JMP Δ <u>LABL7</u>
Operation	This is an unconditional jump instruction. $\hfill \hfill
Turk Depter	Even if an interrupt is requested during execution of this instruction, it is not accepted before the next instruction is completely executed. (Interrupt wait state) Therefore, the instruction which always wait for an interrupt cannot be used as Interrupt wait instruction.  ex. LABLΔJMPΔLABL
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: N: Z:

## TFR

Assembler syntax	[ <label>] ΔTFRΔ <register 1="">, <register 2=""> [Δ <comment>]</comment></register></register></label>
Example	TFR A <u>A,STR</u>
Operation	This instruction transfers data between register.  ① : Source register ② : Destination register  Data is transferred from register ① to register ②.  If data is transferred to an accumulator, an exponent data in the accumulator may be changed.  38 kinds of transfer instructions (① 38) are described from the following pages.

# Transfer ()

Expression	TFR △A,STR
Operation	The contents of bit positions 3 through 7 of ACCA are transferred to the corresponding bit position of the STR to enable or disable an interrupt. The contents of ACCA remain unchanged.
	Mantissa Exponent 3 0    ACCA
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
. CCR	$ \begin{array}{c} \text{CCR} & \text{C:} \\ \text{N:} \\ \text{Z:} \end{array} \} \text{ Not affected.} $


# Transfer ②

Expression	TFR AB, STR
Operation	The contents of bit positions 3 through 7 of ACCB are transferred to the corresponding bit position of the STR to enable or disable an interrupt. The contents of ACCB remain unchanged.
	Mantissa Exponent 3 0 ACCB
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0
CCR	CCR C: N: N: Not affected. Z:

#### Transfer ③

Expression	TFR AA,CTR
Operation	The contents of bit positions 0 through 7 of ACCA are transferred to the corresponding bit position of the CTR. This instruction determines a data transfer mode and controls the status of the BIT I/O and TxRQ pins. The contents of ACCA remain unchanged.  Mantissa  Exponent  ACCA  O  O  O  O  O  O  O  O  O  O  O  O  O
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: Not affected. Z:


### Transfer (4)



## Transfer (5)

	<u>©</u>
Expression	TFR ΔA,RC
Operation	The contents of bit positions 10 through 15 of ACCA are transferred to the corresponding but position of the RC.  The contents of ACCA remain unchanged.
	Mantissa Exponent  15 0 3 0  ACCA
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: Not affected. Z:

### Transfer (6)



# Transfer ①

Expression	TFR △A,OR
Operation	The contents of bit positions 0 through 15 of ACCA are transferred to the corresponding bit position of OR. The contents of ACCA remain unchanged.
	Mantissa Exponent  15 0 3 0  ACCA
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: Not affected. Z:


# Transfer ®

Expression	TFR $\triangle$ B,OR
Operation	The contents of bit positions 0 through 15 of ACCB are transferred to the corresponding bit position of the OR. The contents of ACCB remain unchanged.
·	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Instruction	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0
CCR	CCR C: N: Not affected Z:

#### Transfer (9)

Expression	TFR ∆A,RO
Operation	The contents of bit positions 10 through 15 of ACCA are transferred to the corresponding bit position of the ROM pointer. The contents of ACCA remain unchanged. An unused MSB of the ROM pointer must be set to 0.
	ACCA Mantissa Exponent  ACCA 15 7 0 3 0  List 15 10  ROM 15 10
	pointer
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 0 0 1 0 1 0 1 0 0 0 0 0 0 0
CCR	CCR C: N: Not affected. Z:


### Transfer (10)



### Transfer (1)

Expression	TFR △A,RA
Operation	The contents of bit positions 10 through 15 of ACCA are transferred to the corresponding bit position of the RAM pointer A. The contents of ACCA remain unchanged.
	Mantissa Exponent
	ACCA ACCA
	RAM 15 10 pointer A
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: N: Z:

### Transfer (2)



## Transfer (13)

Expression	TFR $\triangle$ A,RB
Operation	The contents of bit positions 10 through 15 of ACCA are transferred to the corresponding bit position of the RAM pointer B. The contents of ACCA remain unchanged.
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: Not affected. Z:


### Transfer (4)

Expression	TFR ∆B,RB
Operation	The contents of bit positions 10 through 15 of ACCB are transferred to the corresponding bit position of the RAM pointer B. The contents of ACCB remain unchanged.
	Mantissa Exponent  ACCB
	RAM pointer B
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 0 0 1 1 0 0 1 0 0 0 0 0 0 0
CCR	CCR C: N: Not affected. Z:

### Transfer (15)

Expression	TFR △A,CCR
Operation	The contents of bit positions 13 through 15 of ACCA are transferred to the corresponding bit position of the CCR. The contents of ACCA remain unchanged.
	Mantissa Exponent
	15 7 0 3 0
	ACCA
	15 13
	CCR CNZ
Instruction	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
code	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
	OP code Selects Unused Selects
	ACCA/B KAM POINTER A/B
CCR	CCR C: N: N: Z:


### Transfer (16)



### Transfer (17)

Expression	TFR AA, SOR
Operation	The contents of bit positions 0 through 15 of ACCA are transferred to the corresponding bit position of the SOR.  The contents of ACCA remain unchanged.
	Mantissa Exponent  ACCA
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: Not affected. Z:

### Transfer (18)



# Transfer (19)

Expression	TFR ∆STR,A
Operation	The contents of the STR (bit 0 through 7) are transferred to the corresponding bit position of ACCA. This instruction reads the status of the I/O data transfer end flag. At the completion of data transfer, PF, SIF and SOF are cleared.  STR $ \begin{array}{cccccccccccccccccccccccccccccccccc$
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: Not affected. N: 1 Z: 0

Expression	TFR △ STR,B
Operation	The contents of the STR (bit 0 through 7) are transferred to the corresponding bit position of ACCB. This instruction reads the status of the I/O data transfer end flag. At the completion of data transfer, PF, SIF and SOF are cleared. $ \begin{array}{ccccccccccccccccccccccccccccccccccc$
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0
CCR	CCR C: Not affected. N: 1 Z: 0

# Transfer ②

Expression	TFR ΔCTR,A
Operation	The contents of the CTR (bit 0 through 7) are transferred to the corresponding bit position of ACCA.  This instruction reads the status of CTR bits. A read of bit 5 means an input from BIT I/O pin.
	CTR $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
	ACCA 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	Mantissa Exponent * When using the HSP emulator, the content of bit 6 may be changed.
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0
CCR	CCR C: Not affected. N: 1 Z: 0

Expression	TFR \( \Delta CTR, B \)
Operation	The contents of the CTR (bit 0 through 7) are transferred to the corresponding bit position of ACCB.  This instruction reads the status of CTR bits. A read of bit 5 means an input from BIT I/O pin.
	CTR $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
	ACCB 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 0 0 0 1 1 0 0 0 0 0 0 0 0
CCR	CCR C: Not affected. N: 1 Z: 0


Expression	TFR $\triangle$ RC, $A$
Operation	The contents of the RC (bit 10 through 15) are transferred to the corresponding bit position of ACCA.  RC $15$ $10$ $10$ $10$ $10$ $10$ $10$ $10$ $10$
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: Not affected. N: The content of the MSB of the RC Z: 0

Expression	TFR ∆RC,B
Operation	The contents of the RC (bit 10 through 15) are transferred to the corresponding bit position of ACCB.
	ACCB Undefined    15
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 0 0 1 0 1 0 0 0 0 0 0 0 0
CCR	CCR C: Not affected.  N: The content of the MSB of the RC  Z: 0

Expression	TFR $\triangle$ IR,A
Operation	The contents of the IR (bit 0 through 15) are transferred to the corresponding bit position of ACCA.  IR    15
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0

Expression	TFR $\triangle$ IR, B
Operation	The contents of the IR (bit 0 through 15) are transferred to the corresponding bit position of ACCB.  IR  Undefined 3 0  ACCB  Mantissa  Exponent
Instruction	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 0 0 1 1 1 1 0 0 0 0 0 0 0
CCR	CCR C: Not affected.  N: The content of the MSB of the IR.  Z: Set if the IR is \$0000.

Expression	TFR ARO,A
Operation	The contents of the ROM pointer (bit 10 through 15) are transferred to the corresponding bit position of ACCA. The content of the MSB of ROM pointer (bit 15) is also transferred to ACCA, though unused.
	ROM pointer Undefined  ACCA 15 10  Undefined  3 0
	Mantissa Exponent
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0
CCR	CCR C: Not affected. N: The content of bit 15 of ROM pointer. Z: O




Expression	TFR ΔRA,A
Operation	The contents of the RAM pointer A (bit 10 through 15) are transferred to the corresponding bit position of ACCA.
	RAM pointer A
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: Not affected. N: The content of MSB of RAM pointer A. Z: 0

Expression	TFR ARA,B
Operation	The contents of the RAM pointer A (bit 10 through 15) are transferred to the corresponding bit position of ACCB.  RAM pointer A Undefined  ACCB Undefined  Mantissa Exponent
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 0 1 1 0 1 0 0 0 0 0 0 0 0
CCR	CCR C: Not affected. N: The content of MSB of RAM pointer A Z: O

#### Transfer (31)

Expression	TFR ∆RB,A
Operation	The contents of the RAM pointer B (bit 10 through 15) are transferred to the corresponding bit position of ACCA.
	RAM pointer B
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: Not affected. N: The content of MSB of RAM pointer B. Z: 0



Expression	TFR ΔCCR,A
Operation	The contents of the CCR (bit 10 through 15) are transferred to the corresponding bit position of ACCA.
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 0 1 1 1 1 0 0 0 0 0 0 0 0
CCR	CCR C: Not affected.  N: The content of a carry flag.  Z: 0

Expression	TFR △CCR,B
Operation	The contents of the CCR (bit 10 through 15) are transferred to the corresponding bit position of ACCB.
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 0 1 1 1 1 1 0 0 0 0 0 0 0
CCR	CCR C: Not affected. N: The content of a carry flag. Z: 0

i i di ioi o.	
Expression	TFR ∆ SIR,A
Operation	The contents of the SIR (bit 0 through 15) are transferred to the corresponding bit position of ACCA. $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0
CCR	CCR C: Not affected.  N: The content of the MSB of the SIR.  Z: Set if the IR is \$0000.

Expression	TFR \( \Delta \) SIR, B
Operation	The contents of the SIR (bit 0 through 15) are transferred to the corresponding bit position of ACCB. $ \begin{array}{ccccccccccccccccccccccccccccccccccc$
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0


Expression	TFR $\triangle$ A,B
Operation	The contents of ACCA are transferred to ACCB. This operation is based on the fixed point representation.  The contents of ACCA remain unchanged.
	ACCA Mantissa 0 3 0 Undefined 15 0 3 0
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 1 0 1 0 1 0 1 0 0 0 0 0 0
CCR	CCR C: Not affected. N: Set if ACCA is negative. Z: Set if ACCA is \$0000.

Expression	TFR ΔB,A
Operation	The contents of ACCB are transferred to ACCA. This operation is based on the fixed point representation.  The contents of ACCB remain unchanged.
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0
CCR	CCR C: Not affected. N: Set if ACCB is negative. Z: Set if ACCB is \$0000.

#### **INCRA**

Assembler syntax	[ <label>] \( \Delta\) INCRA [\( \Delta\) <comment>]</comment></label>
Operation	This instruction increments RAM pointer A.  (RAM pointer A)+1 → (RAM pointer A)  Note: RAM pointer A Model  RA  151413121110  RA  LSB  LSB
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: Not affected. Z:


#### **INCRB**



#### **INCRO**

Assembler syntax	[ <label>] \( \Delta \text{INCRO} \) [\( \Delta \text{ &lt; comment&gt;} \)]</label>
Operation	This instruction increments ROM pointer.  (ROM pointer)+1 → (ROM pointer)  Note: ROM pointer Model  RO  151413121110  RO  A Decimal point  MSB  LSB
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: N: Z:


### **DECRA**



#### **DECRB**

Assembler syntax	[ <label>] \( \DECRB \) [\( \lambda \) <comment>]</comment></label>
Operation	This instruction decrements RAM pointer B.  (RAM pointer B)-1 → (RAM pointer B)  Note: RAM pointer B Model  RB  151413121110  RB  Decimal Point
	MSB LSB
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: Not affected. Z:


#### **DECRO**



#### **DECRC**

Assembler syntax	[ <label>] \( \DECRC \) [\( \lambda \) <comment>]</comment></label>
Operation	This instruction decrements the RC. $ (RC)-1 \rightarrow (RC) $ Note: RC Model
	RC 151413121110  A Decimal Point  MSB LSB
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 0 1 0 1 0 0 0 0 0 0 0 0 0
CCR	CCR C: N: Not affected. Z:

#### RTI



### RTN

Assembler syntax	[ <label>] \( \Delta \text{RTN} \) [\( \Delta \text{ <comment>} \)]</comment></label>
Operation	This instruction performs a return from subroutine.  The PC data is recovered from STACK.  PC (9 bits) STACK 0 STACK 1  Even if an interrupt is requested during execution of this
	instruction, it is not accepted before the next instruction is completely executed. (Interrupt wait state)
Instruction code	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 1 1 1 1 0 0 1 0 0 0 0 0 0 0 0
CCR	CCR C: N: Not affected. Z:

#### 5.2.1 Description of Operand

 $^{<}$ Operand  $\bigcirc$   $^{>}$  Pointer Addressing Mode

	<mnemonic> △<operand (a)=""></operand></mnemonic>				
Example	$\frac{\text{FADA } \triangle \text{ YA, A, A,}}{\text{mnemonic}} \stackrel{\text{YA, A,}}{\bigcirc} \stackrel{\text{A, XY}(1,3)}{\bigcirc}, \frac{\text{RA,RO+}}{\bigcirc}$				
unction	① ALU op	eration (selection	on of inputs)		
	Symbol	ALU Operation	Note	Assigne 16	d Bits
	PA	(P, ACC) → ACC	Either ACCA or ACCB	0	0
	YA	(Y, ACC) → ACC	Either ACCA or ACCB is selected.	0	1
	PX	$(P, X) \rightarrow ACC$	Either ACCA or ACCB is selected.	1	0
	YX	$(Y, X) \rightarrow ACC$	Either ACCA or ACCB is selected.	1	1
	instru	ction.	sic operation, see descri	ster)	
	Symbol	Write Operation	Note	Assign 12	ned Bits
	EE	No write		0	0
	A	ACC → M(Y)	The accumulator contents is the result of the previous ALU operation. The same accumulator as ① is selected.	0	1
	D	DREG → M(Y)	The contents of the DREG is the output from the Y-Bus during the previous instruction.	1	1
	Y: Mei	nory address spec	ified by ③ and ④.		
	Da	ta is written to	the data RAM through the	Y-Bus.	

③ Read and Write to the Data ROM/RAM/GR (Specify the page addresses)

G1 - 1	Read		Write		Assigned Bit			
Symbol	X-Bus	Y-Bus	Y-Bus	10	9	876	543	
XY(n,m)	Output of ROM or RAM → X-Bus	Output of ROM or RAM → Y-Bus	Y-Bus → RAM	1	0	n	m	
XG(n,1)	Output of ROM or RAM → X-Bus	Output of GR → Y-Bus	Y-Bus → GR	1	1	n	l	

(Note) The data in the data ROM/RAM/GR are read out to two buses simultaneously, while a write into data RAM/GR is performed through Y-Bus only.

- n: page address of X-Bus output data (RAM: 0-3, ROM: 4-7)
- m : page address of Y-Bus output data (RAM: 0-3, ROM: 4-7)
- $\ell$ : the GR address (0-3)
- n must be equal to m if both of them specify the ROM address (4-7) concurrently.
- 4 ROM/RAM Pointers Effective memory addresses are generated by 3 and 4.

	Selection of			Assigned		Bit
Symbol Symbol	RAM Pointer	Autoincrement	Autodecrement	2	1	0
RA[,RO]	A	-	_	0	0	0
RB[,RO]	В	_	-	0	0	1
RA+[,RO]	A	Increment of RAM pointer A	Decrement of RC	1	0	0
RB+[,RO]	В	Increment of RAM pointer B	Decrement of RC	1	0	1
RA,RO+	, A	Increment of ROM pointer	Decrement of RC	0		0
RB,RO+	В	Increment of ROM pointer	Decrement of RC	0	1	1
RA+,RO+	A	Increment of RAM Pointer A & ROM pointer	Decrement of RC	1	1	0
RB+,RO+	В	Increment of RAM Pointer B & ROM pointer	Decrement of RC	1	1	1

(Note) The RC is autodecremented depending on the result of logical OR of bit 2 and 1.

 $2^{2}V2^{1} = 0$ : not decremented  $2^{2}V2^{1} = 1$ : decremented

Precaution A write to the data RAM ( ② ) is performed after a read of the memory address specified by ③ and ④.

 ${\mbox{\tt Operand}}$   ${\mbox{\tt B}}{\mbox{\tt >}}$  Direct Addressing Mode

Expression	<mnemonic>∆<operand (b)=""></operand></mnemonic>	
Example	$\frac{\text{FADA}}{\mathbb{O}} \stackrel{\triangle}{\mathbb{O}} \frac{\text{PA}}{\mathbb{O}}, \stackrel{A}{\mathbb{O}} \frac{0}{\mathbb{O}}$	

Function

1 ALU operation (selection of ALU inputs)

Symbol	ALU Operation	Note	Assigned Bits		
Dymbol	ALO OPERACION	Noce	16	15	
PA	(P,ACC) → ACC	Either ACCA or ACCB	0	0	
		is selected.			
YA	(Y, ACC)→ ACC	Either ACCA or ACCB	0	1	
		is selected.			
PX	$(P, X) \rightarrow ACC$	Either ACCA or ACCB	1	0	
		is selected.			
YX	$(Y, X) \rightarrow ACC$	Either ACCA or ACCB	1	1	
		is selected.			

② Write to the Data RAM (selection of source register)

Symbo1	Write Operation	Note	Assigne	d Bits
EE	No write		0	0
A	ACC → M(n,m)	The accumulator contents is the result of the previous ALU operation. The same accumulator as ① is selected.	0	1
D	DREG → M(n,m)	The contents of the DREG is the output from the Y-Bus during the previous instruction.	1	1

n and m are specified by  $\ensuremath{\mbox{\ensuremath{\mathfrak{g}}}}$  . Data is written to the Data RAM through the Y-Bus.

Read and Write to the Data ROM/RAM (specify the ROM/RAM address)

Symbol	Read	Write
Dymbo1	Output of X-Bus and Y-Bus Y-E	
n,m	Output of ROM or RAM $\rightarrow$ Y-Bus Output of the accumulators $\rightarrow$ X-Bus	Y-Bus → RAM

n: page address (RAM: 0-3, ROM: 4-7)

m: pointer address (RAM: 0-49, ROM: 0-31)

This type of instructions do not affect the contents of the RAM pointers (RA, RB) and the ROM pointer (RO).

#### <Operand (C) > Pointer Addressing Mode

Expression	<mnemonic> <math>\Delta</math> <operand <math="">\bigcirc &gt;</operand></mnemonic>
Example	$\frac{\text{FABSA}}{\text{mnemonic}} \stackrel{\Delta}{\bigcirc} \frac{\text{A,}}{\bigcirc} \frac{\text{XY}(1,2)}{\bigcirc}, \frac{\text{RA,RO}}{\bigcirc}$
Function	Refer to $\textcircled{2}$ , $\textcircled{3}$ and $\textcircled{4}$ in $^{<0}$ perand $\textcircled{A}^{>}$ In the operand $\textcircled{C}$ , ALU input data is limited to ACC contents. Therefore, the description of the operand $\textcircled{1}$ is omitted.

#### <Operand (D) > Direct Addressing Mode

Expression	<mnemonic> ∆ <operand d=""></operand></mnemonic>
Example	$\frac{\text{FNOPA}}{\text{mnemonic}} \stackrel{\Delta}{\boxed{2}} \frac{A}{\boxed{3}}$
Function	Refer to $\textcircled{2}$ and $\textcircled{3}$ in <0perand $\textcircled{B}$ > In the operand $\textcircled{D}$ , ALU input data is limited to ACC contents. Therefore, the description of the operand $\textcircled{1}$ is omitted.

#### 5.2.2 HSP Internal Data Flow

The HSP instructions permit a read or write of data memory (ROM/RAM/GR) and arithmetic operation in a single instruction cycle. The product and the ALU output are used in the next instruction cycle. Fig. 5.2.1 and Fig. 5.2.2 give examples of data flow for an easy understanding.

- (1) Pointer addressing mode
  - ex. FADA  $\triangle \underline{YA}$ ,  $\underline{A}$ ,  $\underline{XY(1,3)}$ ,  $\underline{RA,RO+}$ (1) (2) (3) (4)
  - ① YA: Output of Y-Bus + ACCA → ACCA
  - (2) A : Write  $ACCA \rightarrow M(Y) \quad Y \text{ is an address specified by the RAM pointer}$  in page 3.
  - ③ XY(1,3): Read RAM output (page 1)  $\rightarrow$  X-Bus RAM output (page 3)  $\rightarrow$  Y-Bus
  - (4) RA,RO+ : The RAM pointer A is selected.

    The ROM pointer is incremented.


    The RC is autodecremented.

<Explanation of Flowchart>

- I. The outputs of the MULT, the ALU and the Y-Bus of the previous instruction cycle are loaded in the P (product), an accumulator and the DREG respectively.
- II. Operand ③ (XY(1,3)) indicates that the data in page 1 is output to the X-Bus and the data in page 3 to the Y-Bus. In this case, the RAM pointer A is specified by operand ④. Data which is output onto the X-Bus and Y-Bus are then transmitted to the MULT and the product will be transferred to the P register. As the MULT always operates independently of instructions, two read-out data are inevitably multiplied. The data output to the Y-Bus is also transferred to the DREG.
- III. Operand ① (YA) indicates that the output from the Y-Bus and ACCA contents (the results of the previous instruction) are added in the ALU and a result is stored in ACCA.

The ALU has two inputs: either output of the accumulator or of the X-Bus is selected for one of ALU input, and either output of the P or the Y-Bus for the other. In this case, 'YA' selects and the ACCA output and the Y-Bus data for these two inputs. They are added and the result is stored in ACCA.

- IV. ② specifies a data to be written to the data RAM. The HSP has no store instructions in mnemonic, and operand ② controls a write to the data RAM. The data to be written is the accumulator or DREG contents of the previous instruction cycle. In this case, 'A' selects the accumulator as a source register. The data is written into the address of the data output to the Y-Bus specified in ③ for a read operation (page 3).
- V. The data written to the DREG, accumulator and P register in the above procedures can be used during the next instruction cycle.



The bold lines show the data flow described in the example.

 $\bigcirc$ ,  $\bigcirc$  and  $\bigcirc$  are the operand numbers. The contents of the P and the DREG are reserved for a single instruction cycle.

Fig. 5.2.1 HSP DATA FLOW (IN POINTER ADDRESSING MODE)

- (2) Direct addressing mode


  - (1) PA : P (product) + ACCA → ACCA
  - ② A : Write  $ACCA \rightarrow M(0,12)$
  - ③ 0,12 : Read The data in location 12 of page  $0 \rightarrow Y$ -Bus

<Explanation of Flowchart>

- I. The product (output of the MULT) and the outputs of the ALU and the Y-bus of the previous instruction cycle are stored in the P register, accumulator and the DREG respectively.
- II. ③ (0,12) indicates that the data in location 12 of page 0 is output to the Y-bus. The contents of the accumulator appears on the X-bus. These X-bus data and Y-bus data are transferred to the MULT, which always operates independently of instructions, and then the product will be transferred to the P.

  The data output to the Y-bus is also transferred to the DREG.
- III. (PA) indicates that the contents of the P and ACCA (the results of the previous instruction) are added in the ALU and then a result is stored in ACCA. The ALU has two inputs: one is input from an accumulator, and either output of the P or of Y-Bus is selected for the other input. In this case, 'PA' selects the P output. These two inputs are added and then a result from the operation is stored in ACCA.
  - IV. ② specifies a data to be written to the data RAM. The HSP has no store instructions in mnemonic, and operand ② controls a write to the data RAM. The data to be written is the accumulator or DREG contents of the previous instruction cycle. In this case, 'A' selects the accumulator contents.

    The data is written into the address of the data output to the Y-bus specified in ③ for a read operation (location 12 of page 0).
  - V. The data written in the DREG and the P in the above procedures can be used during the next instruction cycle.



The bold lines show the data flow described in the example. The contents of the P and the DREG are reserved for a single instruction cycle.

Fig. 5.2.2 HSP DATA FLOW (IN DIRECT ADDRESSING MODE)

#### 5.3 PIPELINE CONTROL

The HSP is designed to support a high-speed product sum operation by employing the highly pipelined architecture. The detailed description of pipelined operation is given in the following example of program sequence.

#### Example:

Suppose that the following arithmetic is executed in the HSP.

$$Yi = Yi-1 + Ci-1 \cdot Xi-1 \cdot Xi-1 \rightarrow Xi$$

Then its program is:

LIA \$0000	(Stores zero in the ACCA)
TFR A,RA	$\left(\begin{array}{c} \text{Transfers the ACCA contents (all '0's)} \\ \text{to the RAM pointer A.} \end{array}\right)$
TFR A,RO	(Transfers the ACCA contents (all '0's)) to the ROM pointer.
FNOPA EE,XY(4,0),RA+,RO+	• Outputs the data C <sub>0</sub> (located at the address specified by the ROM pointer in page 4) to the X-Bus. Outputs the data X <sub>0</sub> (located at the address specified by the RAM pointer in page 0) to the Y-Bus. → Multiplies C <sub>0</sub> and X <sub>0</sub> .  • Increments the RAM pointer and the
FADA PA,D,XY(4,0),RA+,R0+	ROM pointer $P(C_0 \cdot X_0) + ACCA(Y_0) \rightarrow (ACCA(Y_1))$ • Outputs the data $C_1$ (located at the address specified by the ROM pointer in page 4) to the X-Bus. Outputs the data $X_1$ (located at the address specified by the RAM pointer in page 0) to the Y-Bus. $\rightarrow$ Multiplies $C_1$ and $X_1$ .
FADA PA,D,XY(4,0),RA+,R0+	

Fig. 5.3.1 shows the sequence of this example.

Instruction ① adds the previous product  $(C_0 \cdot X_0)$  to the contents of the ACCA  $(Y_0)$  and transfers its result to the ACCA  $(Y_1)$ , while data  $C_1$  and  $X_1$  are read from the data ROM or the data RAM on the X-Bus and the Y-Bus respectively, and are multiplied. Data  $X_1$  is also stored in the DREG and is written into the location of  $X_2$  which after  $X_2$  is read out.

As described above, the HSP appears to take only a single instruction cycle (250ns) for product-sum operation owing to the pipelined multiplication and ALU operation.




Fig. 5.3.1 PIPELINE CONTROL

Fig. 5.3.2 shows the sequence of the each register in a single instruction cycle.




Fig. 5.3.2 PIPELINED OPERATION


# SECTION 6 PROGRAMING TECHNIQUE

#### 6. PROGRAMMING TECHNIQUE

#### 6.1 BIQUAD FILTER

This section describes an example of Biquad Filter.

In this example, a 16-bit two's complement data is output from the SIR and dealt in the arithmetic operation in the fixed point representation and finally set to the SOR. The program of Fig. 6.1.4 illustrates operations in a single sampling period and the filter output can be acquired by repeating this program every sampling period. In the Biquad Filter, one stage consists of 6 steps. As each step takes 250 ns in the HSP, one stage takes 1.5  $\mu$ s (250 ns  $\times$  6), which permits a max. 82 stages of filter in case of 8 kHz sampling. However, a single filtering stage needs four coefficients from the data ROM of 128 words, which limits the number of stages to 32.



Arithmetic operation in the filter

 $\begin{array}{l} W\, n \; = \; X\, n \, + \, A_1 \, * W\, n_{-1} \, + \, A_2 \, * W\, n_{-2} \\ \\ Y\, n \; = \; W\, n \, + \, B_1 \, * W\, n_{-1} \, + \, B_2 \, * W\, n_{-2} \\ \\ W\, n_{-1} \, \rightarrow W\, n_{-2} \, , \; W\, n \, \rightarrow W\, n_{-1} \end{array}$ 

Fig. 6.1.1 A STAGE OF BIQUAD FILTER




Fig. 6.1.2 BIQUAD FILTERS IN A SAMPLING PERIOD




Fig. 6.1.3 A SAMPLING PROCESS WITH BIQUAD FILTER

```
LIRA
                      0
                                    ; 0 \rightarrow RAM pointer
     LIRO
                      0
                                    ; 0 \rightarrow ROM pointer
     TFR
                   SIR, A
                                    ; SIR → ACCA
     LIRC
                    n
                                    ; n \rightarrow RC
L1 NOPA EE, XY(4,0), RA
                                   ; A1 * Wn - 1
     ADA
            PA, EE, XY (5, 1), RA; A2 * W_{n-2}
                                                  ACCA+P \rightarrow ACCA
     ADA
            PA, EE, XY(7,1), RA; B2*W_{n-2}
                                                  ACCA+P \rightarrow ACCA
     ADA
            PA, A, XY (6,0), RA; B1 * W_{n-1}
                                                  ACCA+P \rightarrow ACCA,
                                     W_{n-1} \rightarrow DREG , ACCA \rightarrow W_{n-1}
           PA,D, XY(7,1), RA+,RO+; DREG \rightarrow W_{n-2} ACCA+P \rightarrow ACCA,
     ADA
                                            RC DEC
                                            RAM POINTER INC, ROM POINTER INC
     JNZ
                    L1
                                   ; Jump to L1 if (RC) \neq 0
     TFR
                    A, SOR
                                   ; ACCA → SOR
```

Fig. 6.1.4 AN EXAMPLE OF PROGRAM SEQUENCE OF BIQUAD FILTER

Table 6.1.1 MEMORY MAP

Data	nomory			Pa	ge addr	ess			
Data n	nemor y	0	1	2	3	4	5	6	7
	00	W n - 1	Wn -2			$A_1$	A <sub>2</sub>	B <sub>1</sub>	B <sub>2</sub>
Pointer	0 1	Wn'-1	Wn'-2			$A_1'$	$\mathbf{A_2}'$	$B_1'$	B <sub>2</sub> ′
address	02	W n " - 1	Wn "-2			$A_1''$	$\mathbf{A_2}''$	$B_1''$	B <sub>2</sub> "
	03								

#### 6.2 TRANSVERSAL FILTER

This section describes a design of Transversal Filter.

In this example, a fixed point 16-bit two's complement data is output from the SIR and transformed to the floating point data to be dealt in the arithmetic operation and finally input to the SOR after transformed to the fixed pointer data.

A sampling operation containing 32 taps of Transversal Filter is performed in sampling period of  $10.5~\mu s$ .




Fig. 6.2.1 TRANSVERSAL FILTER

LIRO	0	$; 0 \rightarrow \text{ROM POINTER}$	
LIRA	0	; $0 \rightarrow RAM POINTER$	
LIRC	3 1	; 31 → RC	
TFR	SIR,A	; SIR $\rightarrow$ ACCA	
FLTA	EE,6,00	; Fixed -> Floating	
FCLRA	A,0,00	; $0 \rightarrow ACCA, ACCA \rightarrow Wn$	
FRPTA	EE,0,00	; Next inst. repeat	
FADA	PA, D, XY (4,0), RA	+, RO +; ACCA + Ci $*$ Wn -i + 1, Wn -i + 1 $\rightarrow$ Wn -i	
		RC DEC	
FADA	PA, $\mathrm{EE}$ , $0$ , $00$	; $ACCA+C_{32}*W_{n-32}*W_{n-31}$	
FIXA	${ m EE}$ , ${ m 6}$ , ${ m 00}$	; Floating	
TFR	A, SOR	; ACCA → SOR	

Fig. 6.2.2 AN EXAMPLE OF PROGRAM SEQUENCE OF TRANSVERSAL FILTER

Table 6.2.1 MEMORY MAP

Data m	omory				Page ado	iress			
Data III	emor y	0	1	2	3	4	5	6	7
Pointer address	00 01 02  31	$\begin{array}{c c} W & n \\ W n - 1 \\ W n - 2 \\ \vdots \\ W n - 32 + 1 \end{array}$				C <sub>1</sub> C <sub>2</sub> C <sub>3</sub>		*	

<sup>\*</sup> Scaling constant

## SECTION 7 HSP APPLICATION

#### 7. HSP APPLICATION

The HSP provides the instruction ROM, data ROM and data RAM, which permits stand-alone operation. Moreover, the HSP can be used as a peripheral device of an 8 or 16 bit microcomputer using parallel I/O ports which supports large systems.

This section describes two cases when the HSP is used as a stand-alone system and as a peripheral LSI of an 8-bit microcomputer.

#### • Stand-alone system

Stand-alone system is illustrated in Fig. 7.1.


Stand-alone system permits filtering operation through the serial I/O ports. In this case,  $\overline{\text{CS}}$  must be set to high to disable parallel I/O ports. For details of unused pins in stand-alone operation, see 'The Handling of HSP Unused Pins' at the end of 2.1.

#### • Connection with an 8-bit microcomputer HD6800


A connection of the HSP and an 8-bit microcomputer HD6800 is illustrated in Fig. 7.1. The HSP is designed to interface with the HD6800 through parallel I/O ports. An microcomputer permits the several HSPs to be operated at the same time.

While the  $\overline{\text{CS}}$  pin is active ( $\overline{\text{CS}}$ =0), the status of F0 to F3 and  $R/\overline{W}$  must be fixed to high or low. The unfixed status of F0 to F3 and  $R/\overline{W}$  may cause a malfunction. The cycle time of a microcomputer should be 1  $\mu$ s (f=1 MHz).

BIT I/O and TxRQ can be used as interrupt signal to a microcomputer.



(a) Stand-alone system



- (b) Connection with an 8-bit microcomputer
  Fig. 7.1 SYSTEM CONFIGURATION
- Connection with an 8-bit microcomputer HD6303

Fig. 7.4 gives an example of the system consisting of the MPU (HD6303R), the HSP (HD61810) and memory.

The HSP provides an interface with the MPU and memory through serial input ports and parallel  $\rm I/O$  ports. The serial output port is not used.

• Bus timing of parallel I/O

The bus timing of the HD6303R is 1 MHz. The multiplex mode is used. The Chip Select  $\overline{(CS)}$  signal of the HSP can be also used as the address strobe  $\overline{(AS)}$  signal of the HD6303R. The data transfer of the PC and the CTR through the HSP parallel I/O ports takes 2 cycle time because  $\overline{CS}$  needs adequate time to set up.

#### Bus timing of serial input

A 12-bit A/D convertor of 10 kHz sampling is shown in Fig. 7.4. Though Fig. 7.4 shows only an A/D convertor, the actual A/D convertor needs a sample and hold circuit additionally.

If the input is not two's complement data, it needs a transformation by software. Moreover, if the input data is less than 16 bits, the lower bits should be cleared to '0' by software.

Constant frequency 200 kHz must be provided for serial clock. SIEN signal is generated from the EOC (End of Conversion) signal.






Fig. 7.2 HD6303 ADDRESS MAP IN THE APPLICATION CIRCUIT

When data is input/output





When the PC/CTR is written





The MPU writes two bytes of data in the PC/CTR sequentially (ex, STD, STX)

Fig. 7.3 BUS TIMING









HITACHI 263

# SECTION 8 ELECTRICAL CHARACTERISTICS

#### 8. ELECTRICAL CHARACTERISTICS

#### 8.1 ABSOLUTE MAXIMUM RATING

Item	Symbol	Value	Unit	Note
Supply Voltage	V <sub>cc</sub>	-0.3 ~ 7.0	V	
Input Voltage	Vin	$-0.3 \sim V_{cc} + 0.3$	V	
Operating Temperature Range	Topr	0 ∿ +70	°C	
		-55 ∿ +150	°C	DIC Package
Storage Temperature Range	T <sub>stg</sub>	-55 ∿ +125	°C	DIP, PLCC Package

#### 8.2 ELECTRICAL CHARACTERISTICS

 $\blacksquare$  DC Characteristics (V<sub>cc</sub>=5.0V±5%, V<sub>SS</sub>=0V, T<sub>a</sub>=0 $^{\circ}$ +70 $^{\circ}$ C unless otherwise specified.)

Ite	em	Symbol	Test Condition	Min	Тур	Max	Unit
Input "High"	OSC, IE, SICK, SOCK	71		2.4	-	V <sub>cc</sub> +0.3	V
Voltage	All others	AIH		2.2	-	V <sub>cc</sub> +0.3	v
Input "Low"	OSC, IE, SICK, SOCK			-0.3	-	0.4	V
Voltage	All others	v <sub>IL</sub>		-0.3	-	0.8	v
Input Leak Current	TEST,TxAK,IE,R/W, CS, F <sub>0</sub> ∿F <sub>3</sub> ,DEND,SI SIEN,SOCK,SOEN SICK,RES,OSC	I <sub>IN</sub>	V <sub>IN</sub> =0.4∿2.4V	-	-	10	μА
Three State Current (OFF State)	D <sub>0</sub> ∿D <sub>15</sub> , SO	I <sub>TSI</sub>	V <sub>IN</sub> =0.4~2.4V	-	-	10	μА
Open Drain Current (OFF State)	TxRQ,BIT I/O	I <sub>LOH</sub>	V <sub>IN</sub> =0.4∿2.4V	-	-	10	μ <b>A</b>
Output "High" Voltage	D <sub>0</sub> ∿D <sub>15</sub> ,SO,SYNC	v <sub>CH</sub>	-I <sub>OH</sub> =400μA	2.4	_	_	v
Output "Low" Voltage	All output pins	V <sub>OL</sub>	I <sub>OL</sub> =1.6 mA	_	_	0.8	V
Input Capacitance	All output pins	CIN	V <sub>IN</sub> =0V, f=1MHz T <sub>a</sub> =25°C	-	-	12.5	pF
Current Dissipation		<sup>I</sup> cc	Not port loading	-	50	100	mA

- AC Characteristics
- System Clock ( $V_{CC}$ =5.0V±5%,  $V_{SS}$ =0V,  $T_a$ =0V+70 $^{\circ}$ C unless otherwise specified.)

Item	Symbol	Test Condition	Min	Тур	Max	Unit
Clock (OSC) cycle	фсус		61.5	62.5	70.0	ns
Clock (OSC) Pulse Width	$\phi_{ m WH}$		20	-	-	ns
Clock (OSC) Pulse width	$\phi_{ m WL}$	Fig. 8-1	20	-	-	ns
Clock (OSC) Rise Time	ø <sub>r</sub>		_	-	10	ns
Clock (OSC) Fall Time	øf	٠	_	-	10	ns

• Serial I/O Timing ( $V_{CC}=5.0V\pm5\%$ ,  $V_{SS}=0V$ ,  $T_a=0V\pm70$ °C unless otherwise specified.)

Item	Symbol	Test Condition	Min	Тур	Max	Unit
Clock (SICK, SOCK) cycle	Scyc		1.0	-	10.0	μs
Clock (SICK, SOCK) Pulse Width	S <sub>WH</sub>		450	-	-	ns
	S <sub>WL</sub>		450	-	-	ns
Clock (SICK, SOCK) Rise Time	Sr		_	-	25	ns
Clock (SICK, SOCK) Fall Time	s <sub>f</sub>	Fig. 8-2	_	-	25	ns
Serial Input Data Set-up Time	t <sub>SDS</sub>	Fig. 8-5	100	-	_	ns
Serial Input Data Hold Time	t <sub>SDH</sub>		100	_	-	ns
Serial Output Data Delay Time	t <sub>SDD</sub>		-	-	300	ns
Enable Delay Time	t <sub>ED</sub>		50	_	_	ns
Enable Set-up Time	t <sub>ES</sub>		100	_	_	ns

 $\bullet$  Parallel I/O (Bus Interface) Timing (Vcc=5.0V±5%, Vss=0V, Ta=0\psi+70°C unless otherwise specified.)

Item	Symbol	Test Condition	Min	Тур	Max	Unit
IE cycle	t <sub>cyc</sub>		1.0	-	10.0	μs
TD D 1 W'141	t <sub>WH</sub>		450	-	-	ns
IE Pulse Width	t <sub>WL</sub>		450	_	_	ns
IE Rise Time	t <sub>r</sub>		_	-	25	ns
IE Fall Time	t <sub>f</sub>		_	-	25	ns
CS Set-up Time	tcs	Fig. 8-3	140			ns
CS Hold Time	t <sub>CH</sub>	Fig. 8-5	10	_	_	ns
Address Set-up Time	t <sub>AC</sub>		10	-	_	ns
Address Hold Time	t <sub>CA</sub>		20	_		ns
Input Data Set-up Time	t <sub>DSW</sub>		190	-	-	ns
Input Data Hold Time	t <sub>DHW</sub>		10	-	-	ns
Output Data Delay Time	t <sub>DDR</sub>		-	-	220	ns
Output Data Hold Time	t <sub>DHR</sub>		10	_		ns

## $\bullet$ DMA Interface Timing (Vcc=5.0V±5%, Vss=0V, Ta=0\+70°C unless otherwise specified.)

Item	Symbol	Test Condition	Min	Тур	Max	Unit
TxAK Set-up Time	t <sub>AS</sub>		140	-	-	ns
TxAK Hold Time	t <sub>AH</sub>	Fig. 8-4 Fig. 8-5	_	-	600	ns
TxRQ Delay Time	t <sub>TR</sub>		-	-	470	ns






Fig. 8.1 SYSTEM CLOCK WAVEFORM



(Note)  $\;$  The SO pin goes to the high-impedence state by latching SOEN with SOCK.

Fig. 8.2 SERIAL I/O WAVEFORM



- (Note 1) Keep  $t_{\rm CS}$  (min. 140ns) with CTR/PC transfer instructions. The data transfer instruction using the IR/OR takes  $t_{\rm CS}$  of more than 10 ns.
- (Note 2) The data bus output in the byte transfer mode is 16 bit (D $_0 \sim$  D $_{15}$ ). In this case, the upper half (D $_8 \sim$  D $_{15}$ ) is not valid. Therefore, D $_8 \sim$  D $_{15}$  should not be directly connected to V $_{CC}$ /GND.

Fig. 8.3 PARALLEL I/O TIMING





Fig. 8.4 DMA TIMING



C : includes probe and jig capacitance

Fig. 8.5 LOAD CIRCUIT (FOR TIMING TEST)





Fig. 8.6 RESET TIMING

#### 8.3 PACKAGE OUTLINE

The HSP provides three kinds of packages as follows;



NOTE) Inch value indicated for your reference.


### **APPENDIX**

- 1 HSP REGISTER MODEL
- 2 INSTRUCTION CODE
- 3 INSTRUCTION SET
- 4 ASSEMBLER SYNTAX
- 5 HSP INSTRUCTION SUMMARY
- 6 MEMORY MAP
- 7 HSP ORDERING SPECIFICATION
- 8 TEST PROGRAM




#### 1. HSP REGISTER MODEL

#### (1) Fixed Point




I/O register, General purpose register, ROM/RAM corresponding bit



#### (2) Floating point

	15					N	lan	ti	ssa	ı				0	Ex 3	ponei	nt O
ACCA		_	_	T	_	1		1		1		T	1				
	15													0	3		0
ACCB		Т		1	Т		1		-	Т	T-	 7	1				

 ${\ensuremath{\mathsf{I}}}/{\ensuremath{\mathsf{0}}}$  register, ROM/RAM corresponding bit



#### 2. INSTRUCTION CODE

I,I' ALU Operation Instruction (Pointer Addressing Mode)

0; Not Inc. 1;Inc.   ROM/RAM/GR Page   0;RA, 1;RB   Selects RAM pointer A/B   0;Not Inc. 1;Inc.   ROM/RAM pointer Increment   0;Not Inc. 1;Inc.   ROM pointer RAM pointer A/B   0;Not Inc. 1;Inc.   ROM pointer Increment   0;Not Inc. 1;Inc.   ROM pointer Increment   0;RA, 1;RB   Selects RAM pointer A/B   0;RA, 1;RB   Selects RAM pointer A/B   0;RA, 1;RB   Selects RAM pointer A/B   0   0;RA, 1;RB   1;R	ALU OPETATION												5	4	3	2	1	0
0P Code  1;X  1;X  1;X  2 ALU Input  1;Y  2 Selects FL/FX  3 Selects ACC A/B  Selects ACC A/B  Memory Write  Memory Write  Control of memory I/O  Control of memory I/O  Control of memory I/O  ROM/RAM/GR Page  E (3 bits)  ROM/RAM/GR Page  E 1nc. 1;Inc. RAM pointer Increment  E Inc. 1;Inc. ROM pointer Increment  E Inc. 1;Inc. ROM pointer Increment  Control of memory I/O  Control of memory I/O  Control of memory I/O  Control of memory I/O  ROM/RAM/GR Page  ROM/RAM/GR Page		16	15	14	13	12	11	10									1	
1; Y  1; Y  1; Y  1; Y  2	OP								Ad	dre	SS	Con	tro	1				
1;X  1;X  1;X  1;X  A, 1;ACB  A(Y), 1;D→M(Y)  write, 1;Writ  write, 1;Writ  i, 1;X·G  i, 1;X·G  ie (3 bits)  ge (3 bits)  ge (3 bits)  t Inc. 1;Inc.  t Inc. 1;Inc.  t Inc. 1;Inc.	Code	ALU Input			ACC	0		1	of memory		ROM/RAM Page			ROM/RAM/GR Page		pointer	pointer	ects RAM pointer
	OP	1,	;P, 1	-	Ä	(Y)	Not write, 1		; X·Y, 1		(3			(3		Inc. 1	Inc. 1	1

ALU Operation Instruction (Direct Addressing Mode)


Ob Code  OiPt. 1; FX OiPt. 1;	ALU Operation Institu															
Op Code  O;ACC, 1;X  O;PL, 1;FX  O;ACC+M(Y), 1;D+M(Y)  O;ACC-M(Y),	21 20 19 18 17 16 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Op Code  O;ACC, 1;X  O;PL, 1;FX  O;RL, 1;FX  O;ACC+M(Y), 1;D+M(Y)	OP			Address Control												
	OP Code	1:FX   Selects	A, 1;ACCB   Selects ACC	(Y), 1;D+M(Y)   Control	Not write, 1; Write   Memory		0		Address (3			Direct	9)	·		

(bit  $1 \vee bit 2=1$ )


#### II. Immediate Instructions

21 20 19 18 17 16	15 14 13 12 11 10	9	8	7	6	5	4	3	2	1	0
OP Code	Immediate Data	for	r A	CC	A/B	(1	6 Ъ	its	)		
21 20 19 18 17 16	15 14 13 12 11 10	9	8	7	6	5	4	3	2	1	0
OP Code	Immediate data for the RC, ROM/RAM pointer (6 bits)										

#### III. Jump Instruction



- o Jumps if (jump condition)  $\land$  (CCR)  $\neq$  0
- o In case of unconditional jump, jump condition bits are all '0'.



- o When RC\* = 0, jumps if (RC)  $\neq$  0.
- o When RC\* = 1, jumps if (RC)  $\neq$  0. (RC)-1

#### IV. Register Data Transfer Instructions

21 20 19 18 17 16 15 1	4 13 1	.2 11	10	9	8	7	6	5	4	3	2	1	0
OP Code	Selects ACC A/B (destination) 0;ACCA, 1;ACCB Selects ACC A/B (source)	ACCA, 1; ACCB		Ur	ıuse	ed	(al	[ '	0')				Selects RAM pointer 0;RA, 1;RB

# V. Register Increment/Decrement Instructions

21 20 19 18 17 16 15 14	13 12 11 10	0 9 8	7 6	5	4	3	2	1	0
OP Code		Unused	(all	'0'	)				Selects RAM Pointer 0;RA, 1;RB

# VI. Return Instructions

21 20 19 18 17 16 15 14	13 12 11 10	9 8	7	6	5	4	3	2	1	0
OP Code		Unuse	ed (a	a11	<b>'</b> 0	)')				

### INSTRUCTION SET

Γ	MNE-	ODEDATION	1							IN	IST	RUG	CT	ION	I C	0	DE		_							Q	CCR
L	MONIC		21	20	_	18	17	16	15	14		12				-		7	6	5	4	3	2	1	0	F	CNZ
	FADA FADB ADA ADB	P/Y+A/X→A(FLT) P/Y+B/X→B(FLT) P/Y+A/X→A P/Y+B/X→B	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0			0 0 1 1	0 1 0 1								4	١						1 1 (8) (8)	(i)
	FSBA FSBB SBA SBB	P/Y-A/X→A(FLT) P/Y-B/X→B(FLT) P/Y-A/X→A P/Y-B/X→B	0 0 0 0	0 0 0	0 0 0 0	0 0 0 0	1 1 1	, 1 : X	, 1; Y	0 0 1 1	0 1 0 1			Ι.	P	т			-	ddr Y-I		_	Г		de	1 1 (8) (8)	U)   1   U)   1   U   U   U   U   U   U   U   U   U   U
I	FLDA FLDB LDA LDB	P/Y→A (FLT) P/Y→B (FLT) P/Y→A P/Y→B	0 0 0 0	1 1 1	1 1 1	0 0 0 0	0 0 0	0 : ACC	0 : P	0 0 1 1	0 1 0 1				, X.Y, 1; X.C					(3 t RO		s)	inc,]	ot inc,1;Inc	1 : RB	* * *	0 ; ; 0 ; ; 0 ; ;
	ANDA ANDB	P/Y^A/X→A P/Y^B/X→B	0	0	1	1	0		nt	1	0			1	Output,0;X.		Рa	ge			M/C age		er O;Not	er O;Not	; RA,	*	(2) ‡ ‡ (2) ‡ ‡
	ORA ORB	P/Y~A/X→A P/Y~B/X→B	0	0	1	0	0	•	Input	1	0				Memory Ou					-			Pointer	Pointer	0	*	(2) 1 1
	EORA EORB	P/Y⊕A/X→A P/Y⊕B/X→B	0	0	1 1	0	1		ALU	1	0				Men								RAM	ROM		*	.2\ 1 1
	FABSA FABSB ABSA ABSB	$\begin{array}{c c}  A  \rightarrow A & (FLT) \\  B  \rightarrow B & (FLT) \\  A  \rightarrow A & \\  B  \rightarrow B & \end{array}$	0 0 0 0	1 1 1	1 1 1	0 0 0 0	1 1 1 1	0 0 0 0	0 0 0 0	0 0 1 1	0 1 0 1	GR		(N	ot	e	(		en	st- bi					t	1 1 (8	0 0 t 0 0 t 0 (3) t 0 (3) t
	FRPTA FRPTB RPTA RPTB	Repeat next (FLT) (FLT) (RC)+1 times	1 1 1 1	1 1 1 1	1 1 1	1 1 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 1 1	0 1 0 1	ROM/RAM/		ΙI	. I	Т			Ad	ldr	ess	iı	ng	Мо	de	* * *	•••
	FNEGA FNEGB NEGA NAGB	-A→A (FLT) -B→B (FLT) -A→A -B→B	0 0 0 0	1 1 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	1 1 1 1	0 0 1 1	0 1 0 1	s		0	0		Pag 3 b	ge its	5)	96	Poi (6					1 1 8	(4 : : (d) : : (d) : : (d) : :
	I NCA I NCB	A+1→A B+1→B	0	1	0	0	1	0	0	1	0	mean			]	R	OM/	RAI	M	Adc	lre	SS	s M	(Y	)	+	5 1 1
	DECA DECB	A - 1→A B - 1→B	0	0	1	1	1	0	0	1	0	M(Y)	e													+	6 1
	SRA SRB	15 0 A / B	0	1	0	1	0	0	0	1	0	(X)	l;Writ													+	
Ι'	SLA SLB	15 - 0 C A/B	0	1	0	1	1	0	0	1	0		Ι;													+	111
	FLTA FLTB	$A(FIX)\rightarrow A(FLT)(9)$ $B(FIX)\rightarrow B(FLT)(9)$	0	1	1	1	1	0	1	0	0 1	,1;D	ite													*	0 ‡ ‡
	FIXA FIXB	$\begin{array}{c} A(FLT) \rightarrow A(FIX) \textcircled{0} \\ B(FLT) \rightarrow B(FIX) \textcircled{0} \end{array}$	0	0	0	1	0	0	1	0	0	M(Y)	t wr													*	0 ‡ ‡
	FCLRA FCLRB CLRA CLRB	00008→A 00008→B 0000*→A 0000*→B	1 1 1	1 1 1	1 1 1	1 1 1	0 0 0 0	1 1 1 1	0 0 0 0	0 0 1 1	0 1 0 1	0	0;No												+	+ + + + + + + + + + + + + + + + + + + +	• 0 1 • 0 1 • 0 1 • 0 1
	FNOPA FNOPB NOPA NOPB	All (FLT) operation	1 1 1	1 1 1 1	1 1 1	1 1 1	0 0 0 0	0 0 0 0	1 1 1 1	0 0 1 1	0 1 0 1	Write	0.1													* * *	
	FSGYA FSGYB SGYA SGYB	A/B→A/B signA/B-signY(FLT) A/B→A/B signA/B+signY	0 0 0 0	1 1 1 1	1 1 1 1	1 1 1 1	0 0 0 0	0 0 0 0	1 1 1	0 0 1 1	0 1 0 1	Memory	Contr						\							1 1 8 8	7 1 1 (7. 1 1 (7. 1 1 1 (7. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
п	LIA LIB LIRA LIRB LIRO LIRC	Immediate data+A Immediate data+B Immediate data+RA Immediate data+RB Immediate data+RC Immediate data+RC	Î 1	0 0 0 0 0	0 0 0 0 0	0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1	Da	ta	(6	5 b:		Dat	0 0 0 0	(	0 0	0		s) 0 (0 0 (0 0 (0	0 0		0	0	0 0 0 0	* * * * * *	• ; ;
m	JCS JNS JZS JSR JNZ JNZM JMP	Jump if C=1 Jump if N=1 Jump if Z=1 Jump to subroutine Jump if RC*0 Jump if RC*0,RC-1*RC Jump always	1 1 1 1	0 0 0 0 0 0	1 1 1 1 1 1	0	0 0 0 1 1 1 0	0 0 0 0 1 1	1 0 0 0 0 1	0 1 0 0 0 0	0 0 1 0 0 0	0 0	0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0				_	ad b:			ss			* * * * * * *	•••

											INST	RUC	TIO	N C	ODE										Q	CCR
	OPERAND	OPERATION	21	20	19	18	17	16	15		13	12	11	10	9	8	7	6	5	4	3	2	1	0	ř P	CNZ
	A,STR B,STR	A→STR B→STR	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	***
	A, CTR B, CTR	A→CTR B→CTR	1	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	:::
	A, RC B, RC	A→RC B→RC	1	1	0	0	0	0	1	0	0	0 1	0	0	0	0	0	0	0	0	0	0	0	0	*	:::
	A,OR B,OR	A→OR B→OR	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	:::
	A, RO B, RO	A→RO B→RO	1	1	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	***
IV	A, RA B, RA	A→RA B→RA	1	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	***
IV	A,RB B,RB	A→RB B→RB	1	1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	*	***
	A, CCR B, CCR	A→CCR B→CCR	1	1	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	-0-
	A, SOR B, SOR	A→SOR B→SOR	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	:::
TFR)	STR, A STR, B	STR→A STR→B	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	• • •
. T	CTR, A CTR, B	CTR→A CTR→B	1	1	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	
NIC	RC, A RC, B	RC→A RC→B	1	1 1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	<b>3</b>
(MNEMONIC	IR,A IR,B	I R→A I R→B	1 1	1	0	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	
=	RO, A RO, B	RO→A RO→B	1	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	<b>\$</b> ‡ 0
	RA,A RA,B	RA→A RA→B	1	1	0	1	0	1	1	0	0	0	0	0	0	. 0	0	0	0	0	0	0	0	0	*	• ‡ 0 • ‡ 0
	RB, A RB, B	RB→A RB→B	1	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	*	<b>\$</b> ‡ 8
	CCR, A CCR, B	CCR→A CCR→B	1	1	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	1 0
	SIR,A SIR,B	SIR→A SIR→B	1	1	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	<b>:</b>
	A , B B , A	A→B(FIX only) B→A(FIX only)	1	1	0	1 1	1	0	1	0	1 0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	<b>:</b>
	MNEMONIC	OPERATION			T				1.5			RUC	-			0	1 7		5		3	2	1	0	OVE	CCR
-	INCRA	RA+1→RA	21	20	19	$\frac{18}{0}$	17	16	15	$\frac{14}{0}$	13	0	11	10 0	9	8	7	6	0	0	0	0	0	0	*	•••
	I NC RB I NC RO	RB·1→RB RO+1→RO	1 1	1	1	0	0	0	ŏ	Ŏ 1	ŏ	ŏ 0	ŏ 0	ŏ 0	Ŏ 0	0 0	0	0	0	0	0	0	0	0	*	:::
V	DECRA DECRB DECRO DECRO	RA-1→RA RB-1→RB RO 1→RO RC-1→RC	1 1 1 1	1 1 1 1	1 1 1	0 0 0	1 1 1	0 0 0	0 0 0 1	0 0 1 0	0 0 0	0 0 0	0 0 0 0	0 0	0 0 0	0 0 0	0 0 0 0	0 0 0	0 0 0 0	0 0 0	0 0 0	0	0 0 0	0 1 0 0	* * *	
VI	RTI RTN	Return from interrupt Return from subroutine	1 1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	*	:::

- A: Accumulator A
- B: Accumulator B
- X: X-Bus memory output
- Y: Y-Bus memory output
- P: Multiplier output
- G: General register D: Delay register
- PC: Program counter
- RC: Repeat counter
- RO: ROM pointer
- RA: RAM pointer A
- RB: RAM pointer B

- IR: Input register
- OR: Output register
- SIR: Serial input register
- SOR: Serial output register
- CCR: Condition code register STR: Status register
- CTR: Control register
- M(Y): Y-Bus output memory address
- A/B  $(15^10) \leftrightarrow RC/R0/RA/RB(5^0)$
- A/B  $(15^13) \leftrightarrow CCR(15^13)$
- A/B  $(7 \sim 0) \leftrightarrow STR/CTR(7 \sim 0)$
- 1 Generated by the mantissa parts of two inputs (after adjusting digit of mantissa)
- Undefined 3
- 1 when A/B=\$8000 before execution and OVFP=0; otherwise 0.
- 1 when A/B=\$0000 before execution; otherwise 0.
- 1 when A/B=\$FFFF before execution; otherwise 0.
- 1 when  $A/B \neq 0000$  before execution; otherwise 0.
- 1 when Sign A/B\Sign Y and A/B=\\$0000;
- otherwise 0.
- OVFP(CTR(1)) = 0: Not overflow protect = 1: Overflow protect
- Scaling with exponent of Y-Bus output.
- 10 Scaling with exponent of Y-Bus output: Mantissa is \$000.
- 11 Depends on the 13~15 bits of A/B.
- 12 Repeated (RC) times in the pointer address mode with RC decrement.

#### CCR Column

- 1; True, 0; False after execution/Change
- Not affected

#### OVFP Column

- \* Not affected by OVFP (CTR, bit 1)
- OVFP should be set to 1 beforehand.
  Once set, OVFP does not change unless TFR instruction (A/B $\rightarrow$ CTR) is executed.

#### 4. ASSEMBLER SYNTAX

I. ALU Operation Instructions (Pointer Addressing Mode)

SYNTAX	
	[ <label> ] <math>\Delta</math> <mnemonic> <math>\Delta</math> <operand (a)=""> [ <math>\Delta</math><comment> ]</comment></operand></mnemonic></label>
EXAMPLE	
	FADA $\triangle$ $\stackrel{\text{PA}}{\textcircled{1}}, \stackrel{\text{D}}{\textcircled{2}}, \stackrel{\text{XY}(2,3)}{\textcircled{3}}, \stackrel{\text{RA+}}{\textcircled{4}}$

[ ]: Can be omitted  $\Delta$ : Space

<0perand (A) > Consists of (1)  $^{\circ}$  (4).

①ALU input select	② Momory write control	③ ROM/RAM/GR page select	(4) ROM/RAM pointer select and increment
PAProduct & ACC  YAY-Bus & ACC  PXProduct & X-Bus  YXY-Bus & X-Bus	EENot write  AACC→RAM/GR  DDREG→RAM/GR  Destination address is determined by  (3) and (4).	$X,Y(n,m)$ $X$ -Bus:page $n$ data $Y$ -Bus:page $m$ data $X,G(n,k)$ $X$ -Bus:page $n$ data $Y$ -Bus: $GR(k)$ data $n = 0 \sim 7$ $m = 0 \sim 7$ $k = 0 \sim 3$	RB,RORB & RO select

I. ALU Operation Instructions (Direct Addressing Mode)

SYNTAX	
	[ <label> ] Δ <mnemonic> Δ <operand b="">[ Δ<comment> ]</comment></operand></mnemonic></label>
EXAMPLE	
	FADA $\triangle \stackrel{\text{PA}}{\textcircled{1}}, \stackrel{\text{EE}}{\textcircled{2}}, \frac{3,18}{\textcircled{3}}$

<Operand B > Consists of  $\textcircled{1} \land \textcircled{3}$ 

① ALU input select	② Memory write control	③ Direct address
PAProduct & ACC           YAY-Bus & ACC           PXProduct & X-Bus           YXY-Bus & X-Bus	$\underline{EE}$ Not write $\underline{A}$ $ACC \rightarrow RAM$ $\underline{D}$ $D \rightarrow RAM$	n,m Specify the read/ write address directly.  n = page 0 ∿ 7 m = address 0 ∿ 49 (RAM) 0 ∿ 31 (ROM)

I' ALU Operation Instructions (Pointer Addressing Mode)

<Operand  $\bigcirc$  > consists of  $\bigcirc$   $\bigcirc$   $\bigcirc$   $\bigcirc$  , which is same expression as <operand  $\bigcirc$  >.

I'. ALU Operation Instructions (Direct Addressing Mode)

[ <label> ] \( \text{ < operand } \( \text{D} \) \( \text{ \ (A \comment > } \) \( \text{ | A \comment > } \) \( \text{EXAMPLE} \)

FABSA \( \frac{A}{2} \) \( \frac{0.12}{3} \)

<0perand( $\mathbb{D}$ ) > consists of ( $\mathbb{D}$ ) \( \mathcal{D} ), which is same expression as <operand( $\mathbb{B}$ ) >.

II. Immediate Instructions

<constant> LIA, LIB:  $\$0000 \ \circ \ \$FFFF$ , others :  $\$00 \ \circ \ \$3F$ 

III. Jump Instructions

SYNTAX [ <label> ] Δ<mnemonic> Δ <constant> [ Δ<comment> ]

EXAMPLE

JCS Δ \$118

<constant> Jump address: \$000 ∿ \$1E6

#### IV. Register Data Transfer Instructions

## V. Register Increment/Decrement Instructions

```
SYNTAX

[ <label> ] \( \triangle \) <mnemonic> [\( \triangle \) <comment> ]

EXAMPLE

INCRA
```

#### VI. Return Instructions

```
SYNTAX

[ <label> ] Δ <mnemonic> [ Δ <comment> ]

EXAMPLE

RTN
```

## 5. HSP INSTRUCTION SUMMARY

\* In alphabetical order

Mnemonic	Page	Mnemonic	Page	TFR instruction	Page
ABSA	134	JCS	205	А, В	228
ABSB	136	JMP	208	A, CCR	217
ADA	98	JNS	205	A, CTR	211
ADB	100	JNZ	207	A, OR	213
ANDA	118	JNZM	207	A, RA	215
ANDB	120	JSR	206	A, RB	216
CLRA	182	JZS	206	A, RC	212
CLRB	184	LDA	114	A, RO	214
DECA	158	LDB	116	A, SOR	218
DECB	160	LIA	202	A, STR	210
DECRA	230	LIB	202	B, A	228
DECRA	231	LIRA	203	B, CCR	217
DECRE	232	LIRB	203	B, CTR	211
DECRO	231	LIRC	204	B, OR	213
EORA	126	LIRO	204	B, RA	215
EORB	128	NEGA	150	B, RB	216
FABSA	130	NEGB	152	B, RC	212
FABSB	132	NOPA	190	B, RO	214
FADA	94	NOPB	192	B, SOR	218
FADB	96	ORA	122	B, STR	210
FCLRA	178	ORB	124	CCR, A	226
FCLRB	180	RPTA	142	CCR, B	226
FIXA	174	RPTB	144	CTR, A	220
FIXB	176	RTI	232	CTR, B	220
FLDA	110	RTN	233	IR, A	222
FLDB	112	SBA	106	IR, B	222
FLTA	170	SBB	108	RA, A	224
FLTB	172	SGYA	198	RA, B	224
FNEGA	146	SGYB	200	RB, A	225
FNEGB	148	SLA	166	RB, B	225
FNOPA	186	SLB	168	RC, A	221
FNOPB	188	SRA	162	RC, B	221
FRPTA	138	SRB	164	RO, A	223
FRPTB	140	TFR	209	RO, B	223
FSBA	102			SIR, A	227
FSBB	104	-		SIR, B	227
FSGYA	194			STR, A	219
FSGYB	196			STR, B	219
INCA	154				
INCB	156				
INCRA	229				
INCRB	229				
INCRO	230				
INCRO	230				

#### 6. MEMORY MAP

Pointer RAI	M page addres	SS		ROM page	addrace	
	1 2	3	4			
0 0 0 0		- 3	4	5	6	7
0 1 0 1		<del></del>				
0 2 0 2						
0 3 0 3		1				
0 4 0 4						
0 5 0 5						
0 6 0 6					~	
07 07						
08 08						
0 9 0 9						
0 A 1 0						
0 B 1 1						
0 C 1 2						
0 D   1 3						
0 E   1 4						
0 F 1 5		-				
10 16		+				
1 1 1 7		-				
12 18						
1 3 1 9						
1 4 2 0						
1 5 2 1		<del>                                     </del>				
1 6 2 2						
1 7 2 3						
18 24						
1 9 2 5						
1 A 2 6						
1 B   2 7						
1 C 2 8						
1 D 2 9						
1 E   3 0		-				
1 F   3 1						
20 32					<u> </u>	
2 1 3 3		<del>                                     </del>		- 1		
2 2 3 4				general re		
2 3 3 5		<del> </del>	GR0	GR1	GR2	GR3
2 4 3 6						
2 5   3 7						
2 6   3 8		<b> </b>				
27 39						
28 40						
2 9 4 1						
2 A   4 2   2 B   4 3						
2 C 4 4						
2 D 4 5						
2 E 4 6						
2 F   4 7   3 0   4 8						
3 1   4 9			1			

Please use this table for HSP program development.

# 7. HSP ORDERING SPECIFICATION

(1) General informati	on	riii out	01 0	neck the	following items.
Family Name	HD6	1810			
Application *1					
Functions *2					
ROM Code					
Package Outline or Name		pin ceram pin PLCC			☐40 pin plastic (DP-40
Special Specification		•			
*1 Give the appliance u   (ex. casette decks,  *2 Give the function of   (ex. automatic digit  (2) Environmental che   The following che   it will not be us	VTRs, the H al tun ck lis ck lis	air condi SP in the ing, temp t t will be	abo erat use	ove applia cure contr	nce. ol) reliability design, bu d characteristics.
Describe the envi	ronmen	tal condi		s for usu	
Operating Ambient Temper	ature	Average Range		°C -	°C
Operating Ambient Humidi	ty	Average Range		% % -	%
Power-on-time		Average		hour	s/day
Maximum Applied Voltage		Power Supply I/O pin		V	
If there is any request please describe it.	on the				
(3) Check list of ROM	code				
ROM Codes (2 sets)	☐ Atta ☐ To b	ched e supplie	·d		]Supplied / / )
EPROM Type Number (	<u> </u>			)	<b>P</b>
The following is for Hit	achi's	•	Da	ate	
	ference. Please leave it bla			ompany	
m N 1	e Number			ivision	
Type Number		٠ ـ	1		
Type Number			S	ignature	

#### EPROM DATA FORMAT

#### INSTRUCTION ROM

HSP ADDRESS		EPROM	1 ADDRESS	
HOI ADDRESS	DUMMY	MSB <del>◀</del>		→LSB
0	003	002	001	000
1	007	006	005	004
2	00в	00A	009	008
		•		
		•		
	•	•	•	
· ·		•		
1FF	7FF	7FE	7FD	7FC

Instruction Code Organization

21 1615 8 7 C

Dummy 00

22-bit effective data

#### DATA ROM

HSP	ADDRESS	EPROM ADDRESS					
PAGE	POINTER	DUI	MMY	MSB ← LSE			
4	0 1	803 807	802 806	801 805	800 804		
	: 1F	87F	: : 87E	87D	87C		
5	0	A03 A07	A02 A06	A01 A05	A00 A04		
	: 1F	A7F	: : A7E	A7D	A7C		
6	0	C03 C07	C02 C06	C01 C05	C00 C04		
	: 1F	C7F	: : : :	: : C7E	: C7C		
7	0 1	E03 E07	E02 E06	E01 E05	E00 E04		
	: : 1F	E7F	: : E7E	E7D	: E7C		

Dummy data are all '\$FF'.

## 8. TEST PROGRAM

Locations \$1E7 through 1FE of the instruction ROM are reserved for the following test program.

				*************						
				*	TEST		PROGRAM	*		
				*****	*****	******	*****			
01E7	20	00	80		LIA	\$8				
01E8	30	40	00		TFR	Α.	CTR			
	23	00	00		LIRB	O				
OIEA	25	Č8	00		LIRC	50	ı			
01EB	34	ΕO	00		TER	IR	:, B			
OIEC		ED	Ci		NOPB		A, XY (7, )			
01ED	3Ĉ	ED	D1		NOPB		A, XY (7, )			
OIEE	01	C4	11		ADA		(,EE,XY(0,:			
01EF	00	24	11		FADB		, EE, XY (0, :			
01F0	18	CD	C9		LDA	YA	,, A, XY (7, 1	) , RB		
01F1	31	00	00		TFR		OR			
01F2	18	ED	DD		LDB		, A, XY (7, З			
01F3	00	ΑO	13		FADB	YΑ	λ, ΕΕ, Ο, \$13			
01F4	31	10	0.0		TFR		OR			
01F5	19	ĊE	40		LDA		(, A, XG (1, 0			
01F6	19	CE	C8		LDA	Y>	(, A, XG (3, 1	),RA		
01F7	2B	01	EB		JNZ	\$ 1	LEB .			
01F8	24	0.0	00		LIRO	O				
01F9	25	84	0.0		LIRC	33				
01FA	18	CD	20		LDA		4, A, XY (4, <u>4</u>			
01FB	18	CD	68		LDA		4, A, XY (5, 5			
01FC	18	CD	B0		LDA		4, A, XY (6, <u>6</u>			
01FD		CD	FΑ		LDA		A, A, XY (7, 7	),RA,RO+		
OIFE		01	FΑ		JNZ	\$ 1	l FA			
				*	END					

